

FINFET


PAUL MYERS, DAVID WILLIAMS, AND AMLAN NAYAK

OVERVIEW

- MOTIVATION
- COMBATTING ISSUES/SOLUTIONS
- FINFETS
- FINFET LOGIC DESIGN/SCHEMATIC
- IMPLEMENTATIONS
- QUESTIONS

SHORT CHANNEL EFFECTS

DRAIN INDUCED BARRIER LOWERING (DIBL)
RANDOM DOPANT FLUCTUATION (RDF)
PUNCH THROUGH





QUANTITATIVE ANALYSIS I

POISSON'S
USE:
EQUATION:

$$\frac{d^2 \Phi(x, y, z)}{dx^2} + \frac{d^2 \Phi(x, y, z)}{dy^2} + \frac{d^2 \Phi(x, y, z)}{dz^2} = -\frac{D}{\epsilon}$$

RE-WRITE:

$$\frac{dE_x(x, y, z)}{dx} + \frac{dE_y(x, y, z)}{dy} + \frac{dE_z(x, y, z)}{dz} = -\frac{D}{\epsilon}$$



Analysis drawn from: *FinFETs and Other Multi-Gate Transistors* by Jean-Pierre Colinge


QUANTITATIVE ANALYSIS III

RESULT:

$$\Phi(x, 0) \sim e^{-\frac{x}{\lambda}}$$

NATURAL LENGTH
(EIGENVALUE):

$$\lambda \equiv \sqrt{\frac{\epsilon_{Si}}{m \cdot \epsilon_{OX}} t_{OX} t_{Si}}$$



NATURAL LENGTH






Table 1
Natural length in devices with different geometries

Single-gate	$\lambda_1 = \sqrt{\frac{\epsilon_{si}}{\epsilon_{ox}}} t_{si} t_{ox}$ [33]	-
Double-gate	$\lambda_2 = \sqrt{\frac{\epsilon_{si}}{2\epsilon_{ox}}} t_{si} t_{ox}$ [33]	$\lambda_4 = \sqrt{\frac{\epsilon_{si}}{2\epsilon_{ox}} \left(1 + \frac{\epsilon_{ox} t_{si}}{4\epsilon_{si} t_{ox}}\right)} t_{si} t_{ox}$ [34]
Surrounding-gate	$\lambda_3 \cong \sqrt{\frac{\epsilon_{si}}{4\epsilon_{ox}}} t_{si} t_{ox}$ (square-section)	$\lambda_5 = \sqrt{\frac{2\epsilon_{si} t_{si}^2 \ln\left(1 + \frac{2t_{ox}}{t_{si}}\right) + \epsilon_{ox} t_{si}^2}{16\epsilon_{ox}}}$ [35] (circular cross-section)


MUGFET



UTB SOI



PLANAR DOUBLE
GATE SOI



FINFET

Gate 1


Gate 2

Drain



Source

FINFET


1 μm





DESIGN CONSIDERATIONS




Active Gate Region = $2hn$



UN-DOPED CHANNEL




CONFIGURATIONS




- SHORTED GATE
- INDEPENDENT GATE
- LOW POWER


LOGIC DESIGN

d



IG/LP-mode NAND






IMPLEMENTATIONS



PERFORMANCE
37% ↑













POWER
50% ↓



INTEL TRAPEZOIDAL FINFET








QUESTIONS?

REFERENCES

- 1) M.G. Khazhinsky, M.M. Chowdhury, D. Tekleab, L. Matthew, and J.W. Miller, IEEE IRPS, 262 (2008).
- 2) P. Mishra, A. Muttreja, and N.K. Jha, *FinFET Circuit Design* (Springer, New York, 2011).
- 3) M. Rostami, K. Mohanram, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. **30**, 3 (2011).
- 4) C. Shin, X. Sun, T.-J. King Liu, IEEE Trans. Electron Devices **56**, 7 (2009).
- 5) Y.-K. Choi, K. Asano, N. Lindert, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, IEEE Electron Device Lett. **21**, 5 (2000).
- 6) <http://intel.ly/167QQ9y>

FUTURE: TFET



FUTURE: GFET

