

Advanced Digital Logic Design – EECS 303

<http://ziyang.eecs.northwestern.edu/eeecs303/>

Teacher: Robert Dick
Office: L477 Tech
Email: dickrp@northwestern.edu
Phone: 847-467-2298



NORTHWESTERN
UNIVERSITY

Review of state minimization
Registers and counters
Asynchronous finite state machines

Reason for prime compatibles

Consider the following maximal compatibles

AB
BC
CD
BE → BC

Review of state minimization
Registers and counters
Asynchronous finite state machines

Minimization of incompletely specified FSMs

CS	NS(0)	NS(1)	OUT
A	A	X	1
B	B	C	1
C	C	A	X
D	A	D	0

3 Robert Dick Advanced Digital Logic Design

Review of state minimization
Registers and counters
Asynchronous finite state machines

Minimization stages

- State table
- Implication chart
- Maximal cliques (for larger problems)
 - Largest fully connected subgraphs
- Maximal compatibles
- Prime compatibles
- Binate covering

4 Robert Dick Advanced Digital Logic Design

Review of state minimization
Registers and counters
Asynchronous finite state machines

Registers and counters

- Once you understand flip-flops and FSM design, registers and counters are easy
- Shift registers can shift contents left or right
- Registers
 - Commonly a group of D flip-flops written and read simultaneously
- Counters
 - FSMs that have only a clock input
 - Can count up or down in some binary number system
 - Can also cyclicly shift a one through flip-flops (ring counter)

5 Robert Dick Advanced Digital Logic Design

Review of state minimization
Registers and counters
Asynchronous finite state machines

Multiple-output pseudo-NFAs

- Similar to standard NFAs
- Have multiple accept states
- Simple translation to Moore machines
- Going from DFAs to Mealy machines is more complicated

7 Robert Dick Advanced Digital Logic Design

Review of state minimization
Registers and counters
Asynchronous finite state machines

Synchronous vs. asynchronous design
State assignment
State variable synthesis

Synchronous vs. asynchronous design


- Synchronous design makes a lot of problems disappear
- Glitches not fatal
- FSM design easier
- However, things are likely to change soon

8 Robert Dick Advanced Digital Logic Design

Review of state minimization
Registers and counters
Asynchronous finite state machines

Synchronous vs. asynchronous design
State assignment
State variable synthesis





Future SOC clocking and communication



11 Robert Dick Advanced Digital Logic Design

12 Robert Dick Advanced Digital Logic Design

- Complete flexibility in region frequencies
- Reputation for inefficient communication
- However, results always improving
- Asynchronous circuits traditionally skipped
- However, you will encounter them in interface circuits and are likely to encounter them more and more frequently
- Asynchronous design likely to become increasingly important




- Avoid critical races (more later)
- Avoid glitches
- State can be a function of input as well as state variables
- May need to do state splitting

- For synchronous FSMs, state assignment impacts area and power consumption
- For asynchronous FSMs, incorrect state assignment results in incorrect behavior
- A race is a condition in which the behavior of the circuit is decided by the relative switching speeds of two state variables
- An asynchronous FSM with races will not behave predictably
- Avoid *critical races*, races which result in different end states depending on variable change order

	s ⁺		Q
s	0	1	
00	00	11	0
01	01	01	0
10	10	10	1
11	00	11	1

Consider 00 → 11 transition

- Becomes trapped in 01 or 10
- Which one?
 - Random





- *f* adjacent to *g*, *h*, and *i*
- *g* adjacent to *f* and *i*
- *h* adjacent to *f* and *i*
- *i* adjacent to *f*, *g*, and *h*
- Four states → $\lceil \lg(4) \rceil = 2$ state variables
- However, in 2D space, each point is adjacent to only two others
- Need at least 3D

- Need all adjacent states in AFSM to be adjacent
- *i* to *f* transition could be trapped in *g*!
- What to do for a graph with too many connections?
- Split states and hop through some states to reach others


current state	next state			
	00	01	10	11
f	f	g	f	f
g	f	g	i ₂	i ₂
h ₁	h ₁	h ₁	f	h ₂
h ₂	h ₂	h ₂	h ₁	i ₁
i ₁	f	h ₂	i ₁	i ₁
i ₂	i ₁	i ₁	i ₂	i ₂

- Two input bits
- When a particular input leads to a state, maintaining that input should generally keep one in the state
 - E.g., 01 for *g*
- Will show exception later



- Even if AFSM has a fully connected state assignment there are still additional complications
- State variables must have stable transitions
- E.g., for a SOP implementation, every state pair that is connected in the state transition graph must be covered by at least one cube
- Hazards may cause incorrect operation for AFSMs

Given that $f(a, b, c)$ is a state variable



- Recall previous method of debouncing switch
- Consider SPDT (single pole, double throw) switch
- Pull-up/Pull-down resistors?
- Latches?



- Design a two-input machine (LM)
 - Output 1 iff L is low and M was high at some time during most recent L high period
 - Output 0 otherwise
 - Let's build two AFSMs to solve this problem
 - One will use global feedback
 - One will use RS latches

Present State	Next State				Output
	00	01	10	11	
S ₀	S ₀	S ₁	S ₂	S ₃	1
S ₁	S ₀	S ₃	S ₁	S ₅	0
S ₂	S ₁	S ₃	S ₂	S ₄	1
S ₃	S ₁	S ₀	S ₄	S ₅	0
S ₄	S ₀	S ₁	S ₂	S ₅	1
S ₅	S ₁	S ₄	S ₀	S ₅	0

- AFSMs immediately react to input changes
- No need to worry about clock
- However, design more complicated
- Stability
- Unstable states must have appropriate (no glitches) outputs
- Adjacent states must have adjacent assignments
- Glitches on state variables may be fatal

- Can use latches in similar way
- Additional advantage: Separate sequential and combinational logic. feedback requirements reduced
- Disadvantage: May require more logic
- Consider the example

Initial multiple input FSM state diagram



Simplified state table

Present State	Next State				Output
	00	01	10	11	
S ₆	S ₆	S ₁	S ₂	S ₇	1
S ₁	S ₆	S ₇	S ₁	S ₇	0
S ₂	S ₁	S ₇	S ₂	S ₆	1
S ₇	S ₁	S ₆	S ₆	S ₇	0