

ECE 303

Fall 2003 Final Exam Solutions


1) Unate covering: Use Espresso heuristics instead of optimal Quine-McCluskey approach.

Binate covering: Use dynamic programming for tech. mapping after converting DAGs to trees instead of binate covering formulation.

2)

f	ab			
c	1	0	1	0
	0	0	0	0

$f = \bar{a}\bar{c} + b\bar{c}$
 $f = (\bar{a} + b) \cdot (\bar{c})$



	a
	0 1
b 0	0 0
1	X X

4) VHDL: Supports system-level design (A).
Hard to learn (D).

Verilog: Easy to learn (A).

Doesn't support system-level design very well (D).

(However, System Verilog does.)

System C: Supported by numerous CAD companies (A).
SW-oriented. Generally not expected to yield as high performance as VHDL (D).

5) a) FPGA

b) Xilinx

c) Configurable logic blocks (CLBs)

d) Functions of about 4 or 5 variables.
However, can vary by family.

e) Heterogeneous.

f) Reconfigurable through switches.


6)

f, ab
cd




$$f = a\bar{b}c + a\bar{c} + bd$$

a \bar{a} b \bar{b} c \bar{c} d \bar{d}



3 product terms

7) 1 HA, 13 FA



8) Decoder

I: Control input

O: Output

9) JK flip-flop w. active-high asynchronous reset, rising edge trig.

A: Clock

B: J

C: K

D: Reset

E: Q

F: \bar{Q}

10) Falling edge-trig DFF.

A: Clock


B: D

C: Q

11)

0000	} on	<u>0000</u> ✓	000X✓	<u>00XX</u>
0111		0001✓	<u>00X0</u> ✓	<u>0XX1</u>
1010		<u>0010</u> ✓	00X1✓	
1100		1010✓	0X01✓	
0001	} DC	1100✓	<u>X010</u>	
0010		0011✓	<u>001X</u> ✓	
0011		<u>0101</u> ✓	<u>110X</u>	
0101		0111✓	0X11✓	
1101		1101✓	<u>X101</u>	

check ab



11)



	$\bar{x}010$	$110x$	$x101$	$00xx$	$0xx1$
0000				1	
0111					1
1010	1				
1100		1			

$$f = \bar{b}c\bar{d} + ab\bar{c} + \bar{a}\bar{b} + \bar{a}d$$


12)a)

$\begin{pmatrix} 1x0x \\ 0x01 \\ \cancel{x1x1} \\ x11x \\ 1xx1 \end{pmatrix}$	=	$\begin{matrix} 1x0x \\ 0x0x \\ xx1x \\ 1xxx \end{matrix}$	not relatively essential
$x1x1$		$\bar{a} \swarrow \searrow a$	

$xx0x$	$xx0x$
$xx1x$	$xx1x$
$\bar{c} \swarrow \searrow c$	$xx1x$
$xxxx$	$xxxx$
taut.	$\bar{c} \swarrow \searrow c$
$xxxx$	$xxxx$
$xxxx$	$xxxx$
taut.	taut.



unate, not taut.,
relatively essential



$$f = \bar{a}bc + acd + a\bar{b}c$$

13)b)	cube	prim. div.	kernel?
a	$cd + \bar{b}c$		no
c	$\bar{a}b + ad + a\bar{b}$		yes
ac	$d + \bar{b}$		yes

If we use $\bar{a}b + ad + a\bar{b}$:

$$c(\bar{a}b + ad + a\bar{b}) : 7 \text{ lit.}$$

If we use $d + \bar{b}$:

$$(d + \bar{b})ac + \bar{a}bc : 7 \text{ lit.}$$

$$f = c(\bar{a}b + ad + a\bar{b})$$

↑ recurse


cube	prim. div.	kernel?
a	$d + \bar{b}$	yes

$$f = c(a(d + \bar{b}) + \bar{a}b) : 6 \text{ lit.}$$

14)a) See exam sheet.

14)b) No such nodes. All nodes on critical path.

15)a)



15)b) 3 adj. to A \rightarrow at least 3 state var.

r	A ₁	A ₂	A ₃
	B	D	C

A₁: 010

A₂: 110

A₃: 100


B: 011

C: 101

D: 111

15)b)	NS					Out
	CS	00	01	10	11	
A ₁	A ₂	B	A ₁	A ₁	0	
A ₂	A ₃	A ₁	A ₂	A ₂	0	
A ₃	C	A ₂	A ₃	A ₃	0	
B	D	B	A ₁	A ₁	0	
C	C	D	A ₃	A ₃	0	
D	D	D	A ₂	A ₂	1	




15)c) Use 2-level logic to eliminate dynamic hazards. Cover all transitions to eliminate static hazards.



16)a)

$$1^*0^*0(0+1)^* \in L$$

$$1^*0^*1^* \in M$$




	CS	0	1	out
A	C	B		0
B	C	B		0
C	D	C		0
D	D	D		1

16)b) No. Completely specified FSM.

16)c)

B	1		
C	0	1	
D	X	X	X
	A	B	C



16)d) Same child for same input
Same parent
Same output

16)e) BC children, AB, BC parent
 AB, AC output

	q	
r	B	C
	A	

16)f)	CS	NS(0)	NS(1)	
	A(01)	B(00)	A(01)	00
	B(00)	C(10)	B(00)	01
	C(10)	C(10)	C(10)	10

	q ^r	
q ^t	I	
	1	X
	0	1

$$q^t = \bar{r}I + q$$

	q ^r	
r ^t	I	
	0	X
	1	0

$$r^t = rI$$

	a	
L	r	
	0	1
	0	X

$$L = q$$

	q	
m	r	
	1	0
	0	X

$$M = \bar{q}\bar{r}$$

16/a)

