

Introduction to Computer Engineering – EECS 203

<http://ziyang.eecs.northwestern.edu/~dickrp/eecs203/>

Instructor: Robert Dick
 Office: L477 Tech
 Email: dickrp@northwestern.edu
 Phone: 847-467-2298

TA: Neal Oza
 Office: Tech. Inst. L375
 Phone: 847-467-0033
 Email: nealoz@u.northwestern.edu

TT: David Bild
 Office: Tech. Inst. L470
 Phone: 847-491-2083
 Email: d-bild@northwestern.edu



NORTHWESTERN
UNIVERSITY

Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework


Planned schedule

- Mondays: Labs assigned and collected
- Wednesdays: Homeworks collected and assigned
- Friday's class will normally focus on the lab and homework of the week, and will be given by Neal Oza

Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework


Case study of simple combinational logic design Seven-segment display

- Given: A four-bit binary input
- Display a decimal digit ranging from zero to nine
- Use a seven-segment display



Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework

Case study – Seven-segment



i_3	i_2	i_1	i_0	dec	L1	L2	L3
0	0	0	0	0	1	0	1
0	0	0	1	1	0	0	0
0	0	1	0	2	1	1	1
0	0	1	1	3	1	1	1
0	1	0	0	4	0	1	0
0	1	0	1	5	1	1	1
0	1	1	0	6	1	1	1
0	1	1	1	7	1	0	0
1	0	0	0	8	1	1	1
1	0	0	1	9	1	1	0

Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework

Grading scheme

- 15% homeworks
- 35% labs
- 20% midterm exam
- 30% final exam

Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework

Review

- What is a truth table?
- Combinational vs. sequential logic?
- Symbol and notation for AND, OR, NOT?
- Other gates also exist, e.g., NAND, NOR, XOR, XNOR

Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework

Case study – Seven-segment


i_3	i_2	i_1	i_0	dec
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9

Administrative Stuff
Review
Switch Models
Transistors and CMOS Design
Homework

Implement L4


i_3	i_2	i_1	i_0	dec	L4
0	0	0	0	0	1
0	0	0	1	1	0
0	0	1	0	2	0
0	0	1	1	3	0
0	1	0	0	4	1
0	1	0	1	5	1
0	1	1	0	6	1
0	1	1	1	7	0
1	0	0	0	8	1
1	0	0	1	9	1

L4 implementation



In a future lecture, I'll explain how to do this sort of design.

Switch-based definitions



Constraints on network output

- Under all possible combinations of input values
 - Each output must be connected to an input value
 - No output may be connected to conflicting input values

AND and OR are harder than NAND and NOR
Transmission gates


Relationship with CMOS

- Metal Oxide Semiconductor
- Positive and negative carriers
- Complimentary MOS
- PMOS gates are like normally closed switches that are good at transmitting only true (high) signals
- NMOS gates are like normally open switches that are good at transmitting only false (low) signals

Switch-based design representation


- A switch shorts or opens two points dependant on a control signal
- Used as models for digital transistors
- Why is using normally open and normally closed particularly useful for CMOS?
 - NMOS and PMOS transistors easy to model

Microwave control example



- What happens if the cancel button is not pressed and five minutes haven't yet passed?
 - The output value is undefined.

Switch-based AND




Note that this requires

- Normally open switches that transmit false signals well
- Normally open switches that transmit true signals well

AND and OR are harder than NAND and NOR
Transmission gates

NAND gate

Therefore, NAND and NOR gates are used in CMOS design instead of AND and OR gates



Transistors

- Basic device in NMOS and PMOS (CMOS) technologies
- Can be used to construct any logic gate

21

R. Dick

Introduction to Computer Engineering – EECS 203

NMOS transistor


- Metal, oxide, semiconductor (MOS)
 - Then it was polysilicon, oxide, semiconductor
 - Now it is metal, hafnium-based low- k dielectric, semiconductor
- P-type bulk silicon doped with positively charged ions
- N-type diffusion regions doped with negatively charged ions
- Gate can be used to pull a few electrons near the oxide
 - Forms channel region, conduction from source to drain starts

23

R. Dick

Introduction to Computer Engineering – EECS 203

CMOS NAND gate




25

R. Dick

Introduction to Computer Engineering – EECS 203

CMOS inverter operation




27

R. Dick

Introduction to Computer Engineering – EECS 203

NMOS transistor



22

R. Dick

Introduction to Computer Engineering – EECS 203

CMOS


- NMOS turns on when the gate is high
- PMOS just like NMOS, with N and P regions swapped
- PMOS turns on when the gate is low
- NMOS good at conducting low (0s)
- PMOS good at conducting high (1s)
- Use NMOS and PMOS transistors together to build circuits
 - Complementary metal oxide silicon (CMOS)

24

R. Dick

Introduction to Computer Engineering – EECS 203

CMOS NAND gate layout




26

R. Dick

Introduction to Computer Engineering – EECS 203

NAND operation




28

R. Dick

Introduction to Computer Engineering – EECS 203

NOR operation



29

R. Dick

Introduction to Computer Engineering – EECS 203

NMOS/PMOS transistors for AND/OR

- V_T , or threshold voltage, is commonly 0.7 V
- NMOS conducts when $V_{GS} > V_T$
- PMOS conducts when $V_{GS} < -V_T$
- What happens if an NMOS transistor's source is high?
- Or a PMOS transistor's source is low?
- Alternatively, if one states that $V_{TN} = 0.7$ V and $V_{TP} = -0.7$ V then NMOS conducts when $V_{GS} > V_{TN}$ and PMOS conducts when $V_{GS} < V_{TP}$

32

R. Dick

Introduction to Computer Engineering – EECS 203

NMOS/PMOS transistors for AND/OR


- If an NMOS transistor's input were V_{DD} (high), for $V_{GS} > V_{TN}$, the gate would require a higher voltage than V_{DD}
- If an PMOS transistor's input were V_{SS} (low), for $V_{GS} < V_{TP}$, the gate would require a lower voltage than V_{SS}

34

R. Dick

Introduction to Computer Engineering – EECS 203

AND/OR requires more area, power, time



36

R. Dick

Introduction to Computer Engineering – EECS 203

NMOS/PMOS transistors for AND/OR


- Recall that NMOS transmits low values easily...
- ...transmits high values poorly
- PMOS transmits high values easily...
- ...transmits low values poorly
- This is due to the effect of the transistors' *threshold* definitions

31

R. Dick

Introduction to Computer Engineering – EECS 203

NMOS transistor




33

R. Dick

Introduction to Computer Engineering – EECS 203

NAND/NOR easy to build in CMOS



35

R. Dick

Introduction to Computer Engineering – EECS 203

CMOS transmission gates (switches)


- NMOS is good at transmitting 0s
 - Bad at transmitting 1s
- PMOS is good at transmitting 1s
 - Bad at transmitting 0s
- To build a switch, use both: CMOS

38

R. Dick

Introduction to Computer Engineering – EECS 203

CMOS transmission gate (TG)



39

R. Dick

Introduction to Computer Engineering – EECS 203

What can we build with TGs?

- Anything... try some examples.

41

R. Dick

Introduction to Computer Engineering – EECS 203

Reading assignment



- M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, fourth edition, 2008
- Sections 2.3–2.5

44

R. Dick

Introduction to Computer Engineering – EECS 203

Other TG diagram



40

R. Dick

Introduction to Computer Engineering – EECS 203

Computer geek culture reference

- <http://slashdot.org/>
- <http://www.python.org/>

42

R. Dick

Introduction to Computer Engineering – EECS 203