# Variability and DFM

Frank Liu and Sani Nassif

IBM Austin Research Lab frankliu@us.ibm.com

## **Motivation**

- Variability is a constant presence in the IC manufacturing process.
- The presence of variability impacts the quality of IC's.
- Quality is most easily relatable to profitability, which is in turn related to yield.

The study of the relationship between variability and yield, and how to enhance design/fine tune process so that a higher yield can be achieved is called "Design for Manufacturing" or DFM.

07/25/2009

## **Investment on an IC Product**



#### \$20M for a design

## \$2B for manufacturing (albeit amortized)

3

07/25/2009

DASS 2009

## Mead/Conway Principle



# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

07/25/2009

## Introduction to Variability

Variability comes about not only because of lack of uniformity, but also because of lack of knowledge about the non-uniformity

Every device on every chip is NOT identical!

These fluctuations result in different performance for each chip...

Fluctuations imply unpredictability, and can also imply unprofitability.

07/25/2009

## Example: Litho-induced Variability

Lithography is the key step in the patterning

Has been the driving force behind the continuous scaling for past three decades





### Microlithography: Physics + Chemistry

**DASS 2009** 

- Photolithography is as much as a chemistry process as a physics process
- Optical component
  - Project the desired pattern to the wafer surface with as small distortion as possible
  - High intensity and high contrast on the wafer surface
- Chemical component
  - Reacts to the patterning light intensity with small distortion
  - Reacts to the patterning light as

07/25/2005 fast as possible



9

### A Cool \$50M Toy for Hardcore Geeks...



## Eye-candy: Zeiss Starlith® 1700i Lens



11

07/25/2009

### **ITRS Lithography Roadmap**



### Sub-wavelength Lithography is Lossy

What you see is NOT what you get!



# Lithography Related Variability



07/25/2009

**DASS 2009** 

#### Another Example: Dopant Activation

In the process of creating a MOSFET, the threshold voltage is controlled by "implanting" dopant atoms in the channel.



### **Doping Activation**

- After doping, annealing process is applied to activate dopant atoms
- Faster annealing is required to achieve high level of activation without cause unwanted diffusion
  - Effectiveness of annealing is measured by the peak temperature (activation temperature). Prolonged annealing can cause excessive diffusion of dopants)



#### Mechanism for Fast Heat Transfer

 Three basic mechanisms for heat transfering:
 Conduction, convection and radiation
 To achieve ultra-shallow junctions, rapid thermal annealing is required, e.g., spike

annealing





07/25/2009

### Rapid Thermal Transferring

- The activation temperature is determined by the balance between radiation and conduction
- Rapid thermal annealing means there is little time for conduction to achieve equilibrium



### **Reflectivity Differences**

- The amount of energy a surface can absorb during the annealing process is related to the surface reflectivity
  - Empirically observed reflectivity differences
  - Thorough study requires solving of Maxwell equations near the surface
  - In one theory it is attributed to the "trapping" of photons in the STI trenches





#### **Temperature Differences**

Regions with different reflectivity can have different activation temperature

Difference in activation temperature causes difference in FET performance.



## Variability vs. Defects

- Variability is one component of design-related yield, the other one is DEFECTS.
  - Defects change TOPOLOGY, Variability changes performance.
    - Has been the topic of active research in the past 30 years. Will not touch on defects in this talk!





Frequency

# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

07/25/2009

## Variability Distribution

Since the IC fabrication process is based on several hierarchical batch operations, variability in each operation tends to exhibit itself in a different way.

In the RTA example, we might expect regions with higher densities of exposed STI area to differ from the regions with lower density

- But how do we build effective models so that those effects can be incorporated into design flow in a meaningful way
- How about other phenomena?

# IC Manufacturing Hierarchy

#### MOSFET

Gate (includes many MOSFETs) Macro (many gates) Unit (includes many macros) Chip (IC, includes many units) Wafer (includes many chips) Lot (includes many wafers) Machine/Mask Set (used for specific lot/wafer) Facility (used for many lots)

# IC Manufacturing Hierarchy



## Variability Sources

#### Physical

Changes in characteristics of devices and wires.
Caused by IC manufacturing process & wear-out.

♦ Time scale: 10<sup>9</sup>sec (years).

#### Environmental

 $\blacklozenge$  Changes in  $V_{\text{DD}}$ , Temperature, local noise coupling.

- Caused by the specifics of the design implementation.
- $\bullet$  Time scale: 10<sup>-6</sup> to 10<sup>-9</sup>sec (clock tick).

## Variability Physical Distribution

#### Physical:

- Die to die variation
  - *Imposed* upon the design (constant regardless of design).
  - Modeled via worst-case files.
- Within-die variation
  - Co-generated between design and process (depends on details of the design).
  - Example: nested vs. isolated poly-silicon  $\Delta L$ .

#### Environmental:

Only makes sense within-die.

# Outline

- Introduction to Variability
- A Taxonomy of Variability
- Random and Systematic Variability
- Variability Characterization
- Impact on Circuit Operation
- Variability Analysis
- Yield Optimization/Improvement
- DFM Trends and Outlook

#### Homework Assignment

## Random vs. Systematic?

- Systematic variability occurs when a particular variation is caused by or related to known phenomena.
  - Example: chips on the edge of the wafer get more heat, therefore have thicker oxides...

In such cases, the designer has the ability to control the magnitude and impact of the particular variability.

Therefore its impact can be compensated at design time.

## **Example of Systematic Variability**

In earlier technologies, the fabrication process caused differences between devices which we laid out horizontally or vertically.

Such an offset, when understood, can be taken into account during design.

Key, of course, is the "understood" part.

30

## How Do We Know?

- Test chip designed to explore dependence on orientation.
- Fabricated in MOSIS
   0.35μ process.
  - Ancient...
- Variety of Ring Oscillator structures.
  - Vertical/Horizontal etc...
  - Have the advantage of being easy to measure.



# Result

- Die shot.
- Proof that at least one chip existed!
- Wouldn't want you to think I was not pulling a fast one on you!



## **Observed Output**





# What about Random?

- It is tempting to think of everything as having a "cause" and therefore being systematic.
  - If we have a cause and an effect, and we can evaluate the relationship between them, then we can make a model.
  - A model may be Physics-based or just empirical.

Sut... some phenomena are so complex that we are not able to create tractable models, therefore we must treat them as random.


#### **Implantation at the Atomic Level**

Each implanted atom goes through a violent set of collisions before settling down into the Si crystal, displacing it locally.



# Why is Implantation Random

For any given particle, a small perturbation in the initial direction velocity can cause a large change in the eventual resting location.

Such systems are deemed "chaotic".

- The study of dynamic systems is very interesting.
- The "butterfly effect" in weather is an example of such a phenomena.
  - A butterfly flapping it's wings in <insert favorite place here> can cause a hurricane in Kansas.

#### But why is implantation RANDOM

- In earlier technologies, the channel of a MOSFET was home to many many dopant atoms.
- While we cannot predict the location of every dopant atom individually, we can predict the statistical probability that an atom will reach a given depth.

Given such a prediction, we can make estimates of the dopant atom density vs. depth.

#### What has Changed?

- In modern devices, the channel is very small (40 by 100nm). The number of dopant atoms is countable (hundreds), so we no longer get the averaging/smoothing effect of big numbers.
- Therefore... in modern MOSFETs, the doping of the channel is somewhat "random" and no known cause/effect model exists.
  - Simply  $N_A = N(\mu, \sigma)$

07/25/2009



(A. Asenov group Univ. of Glasgow)

40

#### How Do We Know?



- Test structure to explore the limits of device variability.
- Small sized devices arranged in an addressable array.
- Current is "steered" in array to allow the measurement of individual devices.
- 96 rows, 1000 columns − 96,000 total devices.



41

#### **Observed Output**





Measure electrical behavior of the devices by sweeping drain and gate voltages.

 Extract parameter statistics through parameter extraction.

Threshold Voltage statistics.

- No spatial correlation.
- Random dopant effect is the dominant source of variation.



#### Variability vs. Uncertainty

- Variability: known quantitative relationship to a source (readily modeled and simulated).
  - Designer has option to *null* out impact.
  - Example: power grid noise.



Uncertainty: sources unknown, or model too difficult/costly to generate or simulate.

- Usually treated by some type of worst-case analysis.
- **Example:**  $\Delta L$  within die variation.

Lack of modeling resources often transforms variability to uncertainty.

Example: nearest neighbor noise coupling.

# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

07/25/2009

#### Variability Characterization

- Two fundamental goals:
- Understanding the sources and magnitude of physical variability in the manufacturing process.
  - This is most often used to insure that the process is under control.
- Modeling/Representing these variabilities in a manner useful for IC design.
  - This is needed in order to create a design which can survive the variability.
- (Both has to be done in a timely fashion and at a reasonable cost)

#### **Technology Characterization**

Since the process has many sources of random and systematic variability, and since they are not always well understood, it is important that they are "monitored" in order to insure that the process is performing as specified.

Such monitoring is done routinely in the manufacturing line.

## **Technology Characterization**

In order to use a minimum of overhead, technology characterization usually utilizes the "scribe lanes" between chips on a wafer.



## Silicon Information Density

- The efficiency with which we can perform precise variability characterization is going to become important.
  - No longer sufficient to do it once (technology bringup). Need to continually model and re-evaluate.
  - As EDA tools ramp up on understanding process, they will enable new methods of design optimization (e.g. during re-spins).

# Need vastly more information from scarce Si & test resources (increase density)!

#### **Test Structure Quality?**



#### **Example: Device Characterization**



#### Example: Ring Oscillators (ROs)







### **Technology Representation**

Deals with how the results of technology characterization are summarized for design.

Must recognize that the full complexity of the manufacturing process is not of great interest to any designer... (yawn).

What is the appropriate level of representation for process capability and process variability?

## Design/Technology Interface

The classical interface has been a combination of design rules and electrical models.

Design rules represent limits on the layout that can be manufactured in a given process.
These are becoming more complex, and we will come back to this later.
Electrical models represent the behavior of the active and passive elements of the chip.
Active: MOSFET.
Passive: R, C, L, wire, etc...



#### **Electrical Model Parameters**

- Even for something as simple as a resistor, there are a number of quantities that need to be known in order to calculate the resistance.
- $\diamond$  Variations in T,  $\Delta$ L, and  $\Delta$ W will change the value of the resistance.
- ♦ Values of T, ∆L, and ∆W may be represented as ranges or distributions!
- ♦ If △W is related to W, L, or some other layout factor then we would classify it as systematic variation! Otherwise it is random.

### **Complex Electrical Models**

- Resistors are quite simple devices...
- MOSFETs require much more complex representations.
  - They are non-linear devices.
  - They are strongly voltage dependent (it is a switch after all).
  - They have both current as well as charge.

So MOSFET models have many more parameters (10s to many 100s).

But a few are "primary" variables.

07/25/2009

# So What?

- MOSFET models are complex, and typically require many parameters.
  - Even though a few are primary. The rest are for smoothing purposes.

How do we get values for these parameters?

 Recognizing that these values may just be "estimates".

How do we get the associated statistics?
Recognizing that the statistics may not be stationary.

#### "Parameter Extraction"

Given the observed behavior of a device, and a set of equations describing the behavior, identify the values of the "parameters" in the equations.

For a resistor, we had written: •  $R = \rho_s (L - \Delta L) / (W - \Delta W)$ 

So if I measure a number of LONG resistors with varying W, I can...

07/25/2009

60



#### More Complex Models

For MOSFET and other models, simple graphical methods are not generally possible.

Numerical techniques, Non-Linear Least Squares, are usually used.

 Not an easy problem, especially in higher dimensions.

		Parameter	Explanation
Formul	ation:	У	Output of interest, drain current.
mir	$\min_{P}    y - f(x, P)   _{2}$	x	Input to the model, terminal voltages
		Р	Vector of model parameters
7/25/2009	DASS 2009		62

#### **Example of Parameter Extraction**

#### Fits resulting from an in-house tool.



#### Modeling of Non-Rectangular Poly Gates



#### Simulation and Modeling

- Lithography simulation: available to predict NRG effect
- TCAD: a traditional problem with 3D Monte-Carlo atomistic simulations
- Compact modeling: desirable for efficiency and flexibility



d

Source: Y. Cao



#### Modeling and Simulation Procedure

- Starting point: A non-rectangular gate shape with σL due to LER and σVth due to RDF
- 1. Gate slicing at appropriate slice width
- 2. Assignment of random Vth to each slice depending on its W, L, and  $\sigma$ Vth
- 3. Sum the current together from each slice, then extract Vth variation from Ion
- $\rightarrow$  Finish an equivalent transistor model for Vth variation under both RDF and LER



## **Statistical Fitting**

- More complex than nominal fitting.
- Need the statistics of the resulting parameters to be "physical".
- Normal least squares fitting process requires stabilization in order to insure physicality.
- Physical = correlation!
  - Because the parameters are a reflection of underlying physics of variation.

**DASS 2009** 



#### **Spatial Distribution Discovery**

Sy doing extraction for spatial subsets (area within die) or for different die, we can infer random, systematic, within-die & die-to-die dependencies.



#### **Model Parameter Representation**

There are few CAD tools that can deal with parameter distributions.

There are few designers who want to deal with distributions.

So... distributions are often summarized or bounded using "extreme cases".

- Worst Case Design.
- Corner Case Design.

07/25/2009

70

#### **Process Corners**

- From the joint probability density of the model parameters, one may "select" parameter combinations that are extreme.
- Assumption: extreme parameters lead to extreme performance.
- Result: bounding of resulting performance!
- We will come back to this.



07/25/2009

# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

07/25/2009
## **Performance Estimation**

- Our industry is unique in one of it's most basic assumptions... No prototyping possible!
- Assumptions:
  - Performance measured by simulation.
  - Technology represented by model parameters.
  - Parameters have statistical distributions.



#### **Estimating Performance Variability**



More efficient techniques are possible of course.















## Lesson Learned

- If you include one source of variability, you should not be surprised if everything comes out correlated!
- If you include multiple sources of variability, you should be prepared to do some analysis to understand the interactions.
- No tools exist to do this work...
  Spice + R + scripts + Graphic statistics package usually enough.

# Variability and Timing

- The bulk of design is on digital synchronous systems.
- Such systems are well studied, and a formal theory of timing correctness exists.
  - Presumably covered in any VLSI design course you can take.

Such systems represent the bulk of Si \$'s, and therefore a lot of attention is paid to their performance and yield.

# Impact of Variability on Timing



## Variability and Timing





# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

07/25/2009

# **Classical Variability Analysis**

#### Given:

- A design specification.
- Target performance,  $\zeta$ .
- Determine:
  - The expected  $n\sigma$  spread of  $\zeta$ .
    - Worst or extreme case analysis.
  - Or...

#### The distribution of ζ.

Yield estimation.



## Worst Case Analysis

Perform analysis on one or more *typical* circuits and apply resulting parameters to all circuits.



## **Formal Definition**

Siven the distribution of parameters P, and a mapping from parameters P to performance  $\zeta$ , find the setting of P, P<sub>WC</sub>, which results in a value of  $\zeta$ ,  $\zeta_{WC}$ , which bounds a specific  $\% \omega$  of the  $\zeta$  population.

Showing  $\zeta_{WC}$  means that we know that the probability that ζ is better than  $\zeta_{WC}$  is ω!

So if  $\zeta_{WC}$  is our specification limit, then we know that the yield is bounded by ω.





## Performance vs. Parameters



## **Worst Case Parameters**

We need an extra condition to define a unique set of worst-case parameters.

• Use the "Most Probable" set resulting in  $\zeta_{WC}$ !

For typical (Normal) distributions, most probable means closest to the center...





# What is the Point?

If we need to find the complete distribution of ζ in order to find the worst case, how is any less work?

Because we use the worst case parameters to predict the extreme performance of "other" circuits!

Example: find worst case delay of an inverter, and use it to predict the worst case of a NAND gate.

07/25/2009

## **Problems with WC Analysis**

Assumes *identical* sensitivities to parameter variations for *all* performances of *all* circuits.

Performances which exhibit different sensitivities will produce inaccurate worst cases.



## Problem Example: VCO

#### Part of a PLL used in a PowerPC chip.

Simulated with fixed voltage control input.







# **Yield Estimation**

In previous examples, we showed how we can use simple Monte-Carlo to estimate the distribution of performance.

Given the distribution, yield (portion of distribution meeting specification) is easy to estimate.



101

## Monte-Carlo Analysis

- Simple to use, implement, and –most importantlyunderstand the results of.
- Sample the parameters N times, predict the performance for each sample, estimate the performance distribution, then estimate the yield.



# But, it can be Slow

- $\diamondsuit$  MC converges with  $\sim 1/N^{1\!\!/_2}$
- So it can take many samples to get adequate accuracy.
  - My rule: 30 samples to estimate mean, 200 samples to estimate variance. YMMV.
  - Many more samples needed if yield is high!

#### Why is this?

 Because MC tends to have many samples around the mean, and few in the tails.





# **Better Sampling**

Since MC wastes a bunch of time sampling near the mean, a better sampling plan can provide us better accuracy.



### **Example Sampling Plans**

Alternative sample generation schemes can "explore the space" better than others.

Take a statistics course and learn about this!



## **Response-Surface Modeling**

#### Tries to speed up MC in a different way.

 Since simulation is slow, substitute the simulator with some type of approximation.

Approximation can be a simpler model, or can be based on techniques like regression.

- Given input x and output y, and a proposed model y = f(x, p), identify p to best fit the observations.
- Recall "parameter extraction" has the same form!
- But here, f() is not a physics-based model. Often it is a simple polynomial.
## **RSM Implementation**

♦ Use same infrastructure to that of normal MC.

RSM can be as simple as linear regression, and as complex as multivariate splines...

Take a statistics course and find out more.



## Simulation Error and Variability!



07/25/2009

**DASS 2009** 

### What does this Mean?

If you are using some type of response surface model, you need to be aware of the "error structure".



## Analysis of Within-Chip Variability

- After physical design (layout):
  - We can apply models for systematic spatial variations.

$$\mathsf{P}(\mathsf{x},\mathsf{y}) = \mathsf{W}(\omega,\mathsf{x},\mathsf{y}) + \mathsf{N}(0,\sigma^2)$$

- $\bullet \ \omega$  are the parameters of the spatial variation model.
- Example: wire capacitance as a function of inter-dielectric thickness variations due to Chemical-Mechanical Polishing density dependence.
- Then perform worst case analysis with respect to  $\omega$ .

#### Before physical design (or... <u>model not available</u>):

- Spatial dependence not available.
- $P(x,y) = N(\mu,\sigma^2)$
- Max/Minimize performance subject to maintaining statistics.
- This is the common case!



## L<sub>EFF</sub> Variations

- Impact of Poly-Silicon mask, lithography and etch at the chip level.
- $\bullet$  Each buffer (total of 65) has unique L<sub>EFF</sub>.
- $\diamond$  Values of L<sub>EFF</sub> obey a normal distribution.



# Results for L<sub>EFF</sub>

Dark: short.

- Skew insensitive to top half of H-Tree.
- Sensitivity increases closer to the *leaves* of the H-Tree.
- Non-statistical worst case is 23% more pessimistic.
  - Change L<sub>EFF</sub> by ±3σ depending on sign of sensitivity.



### Analysis for Variability: Perspective

Existing analysis methodologies rely on detailed device models and expensive circuit simulation.

But... capacity constraints limit the size of analyzable designs.

Answer: Static Timing Analysis (STA).
 Reality is that STA is often the only viable sign-off tool.

## **STA for Variability**

- Much recent work in academia and industry...
  - Emphasis has been on algorithms, less on models.
- Proposed some time back as a solution to the simulation time/capacity problem.
  - It is not possible to "spice" a whole design.
  - STA is the tool of choice for timing closure on digital designs.
  - Infrastructure exists to couple STA to "corner" models.



## **STA for Variability**

#### Given:

- Results of performing static timing analysis.
  - Detailed delay breakdown (cell/wire) for critical paths.
- Derating coefficients for cell and wire delay for each source of variation.
- Estimate:
- Parametric (circuit-limited) yield.
   Delay variability for each path.
   Probability of failure for each path.
- Performance (e.g. clock period) statistics.



### From Sensitivity to Variability



## More Recent Work

Much effort has been invested in moving from path-based to block-based SSTA.

#### Not enough effort in:

 Modeling of variability for SSTA (due mostly to lack of data).

 Modeling the inaccuracy of STA and how it impacts the resulting statistics.



# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

## Yield Optimization/Improvement

- This is an "old" problem...
- Back in the days of discrete circuits, designers had to deal with component "tolerances".
  - A resistor would be ±10%.
  - An expensive resistor might be ±1%.
  - So using the cheapest components was important to profitability.

Tolerance Design is the area in which this work was done.



## **Design Centering**

Adjust nominal value of parameters to maximize number of working circuits.

 $R_1$ 

 $R_2$ 

- Example using our voltage divider:
  - Assume resistors have a 20% tolerance.
  - Assume we want  $\zeta$  to have a 10% tolerance.
  - What is the best value of R<sub>1</sub> and R<sub>2</sub>?
  - To make it more interesting, what are the best values that also minimize power?

07/25/2009

 $\zeta = V_{out}/V_{in}$ 



# **Yield Optimization**

- A number of academic papers exist on various forms of direct yield maximization.
- More work on analog than on digital.
  - Analog designers frequently make empirical models which make this work easier.
  - Analog design tends to be more sensitive to process variations.

#### None appear to have "caught on".

- Few CAD tools.
- Spice + Matlab etc...

# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Variability Analysis Yield Optimization/Improvement DFM Trends and Outlook

#### Homework Assignment

## CAD/DFM Problems and Issues

- Inadequate information flow between design and manufacturing activities.
  - Example from IBM:
    - Chip design methodology document 10cm thick.
    - Technology description document 1cm thick.
- Limited facilities in design tools for the representation of the process.
  - Process often abstracted to rules which are not capable of generating design *improvement*, just design *correctness*!
  - This is doubly true of process variability!





# **CAD/DFM Opportunities**

- It is known that the interaction between design and implementation is increasing.
  - How you build has as much impact as how you designed it.
  - Sizing a schematic no longer guarantees a working design.
- New design methodologies are going to be needed.
  - General push for "regularity" (e.g., Restricted Design Rules)
  - Need to balance the regularity and area/performance penalty

### **Response to Variability**

- Responses to variability target different "spatial frequencies".
  - No one response is sufficient to tackle the full impact, but all responses require accurate estimates of magnitude and impact.



## Linking Variability & Resilience

- Much current work is focused on the immediate and short term impact of variability.
  - Examples: statistical timing analysis, new approaches for function-based OPC etc...

But increasing variability will change the <u>character</u> of the impact it has on circuits.

#### What changes with increased variability?

- Circuits can become permanently or intermittently defective.
- Failure dependence on operating environment makes test coverage very difficult to achieve.
- This can be viewed as the merger of failure modes due to structural (topological), and parametric (variability) defects.



## How Is This Happening?

Increased process complexity and systematic variability.

- Example: a  $V_T$  of  $0.25 \pm 0.1$ , a via of  $20...200 \Omega$ .
- Multidimensional: combination of multiple sources of variations.

As variability increases, circuit performance passes from a degraded phase to a regime where failure becomes indistinguishable from hard (short/open) faults.



## Random/Systematic Via Variability





### Trend For a Simple Buffer

Simplest possible circuit (if this fails, everything else will).
Performed analysis for 90nm, 65nm and 45nm.

Clear trend in sigma!



### Technology Trend For a Simple Latch

Pervasive circuit crucial for correct logic operation.

- Performed analysis for 90nm, 65nm and 45nm.
- Clear trend in sigma!



### Technology Trend for an SRAM

SRAM is known to be a more sensitive circuit... (lower σ).
 But, circuit heavily optimized for each technology.
 Much lower σ values + similar trend in sigma!



### Comparison of Circuits (@Point C)

- Technology trend is modulated by <u>circuit innovation</u> and investment in <u>analysis and optimization tools</u>.
- Global trend remains clear!



## Variability and Resilience

- We will need resilience at and beyond the 22nm technology node.
- How much resilience and/or adaptation will be determined by how well we understand the fabrication process.
  - Firm understanding of the sources and impact of systematic variation will be needed.
  - Magnitude of random or un-modeled variation will determine design margins (and design profit).

## Implications

- As systematic and random defect levels rise, yield of large designs drops.
  - Fix for systematic defects: regularity.
  - Fix for random defects: resilience.
- Levels of defect distribution and variability will determine the smallest size of usefully redundant unit.
  - Future architectures for digital systems moving in the direction of large multi-core systems, but is this the right level?
- Measurement and assessment of technology variability magnitudes and trends is necessary.
  - Need to know how much redundancy will be needed.
  - Budget for potential surprises...
# Outline

Introduction to Variability A Taxonomy of Variability Random and Systematic Variability Variability Characterization Impact on Circuit Operation Yield Estimation (Variability Analysis) Yield Optimization/Improvement DFM Trends and Outlook

### Homework Assignment

07/25/2009

### Homework Assignment

- Explore the variability of a CMOS Ring Oscillator.
- Create an N stage RO, and simulate it in Spice to measure it's frequency.
- Assess impact on frequency of:
  - Power supply, Temperature NCH/PCH device L.
- Create a model:
  - Freq =  $F(V_{DD}, T, L_N, L_P)$
- Sort the four sources of variability by impact.
  - Taking care to normalize things properly.



0	7/7	E /	201	20
U.	/ I Z	.J/2	201	J9
		_	-	-

**DASS 2009** 





Fig. 4.3. Ring oscillator frequency vs. power supply voltage and temperature.

07/25/2009

#### DASS 2009

149

## Assignment

- Select and document the amount of variation you would expect in the parameters.
  - Power supply, Temperature, NFET/PFET device L, NFET/PFET Vth

Justify the amount of variation you chose.

- Perform simulations over the range of variation you select.
- Verify that the RO "worked" over the range...

Make plots of frequency vs. parameters.

## Assignment

- Propose and justify a model for frequency as a function of the parameters.
  - Justification can be based on first order modeling, or on empirical observation.
- Show the fit of the model to the data.
  - Plot predicted vs. measured frequency.
  - Calculate error statistics (μ, σ).
  - Calculate correlation between measured and predicted frequency.
- Based on the model, rank the parameters in terms of impact. Justify.