Robert P. Dick

http://robertdick.org/talp L477 Tech 847-467-2298 Department of Electrical Engineering and Computer Science Northwestern University



Acoustic phonons

- · Lattice structure
- · Transverse and longitudinal waves

Vhat is temperature?

- · Electron-phonon interactions
 - · Effect of carrier energy increasing beyond optic phonon energy?

Robert P. Dick Temperature-Aware and Low-Power Design and Synthesis

Nanostructure heat transfer

What is temperature?

- · Boundary scattering and superlattices
- $\cdot\,$ Quantum effects when phonon spectra of materials do not match Splitting

- · Temperature: Average kinetic energy of particle
- · Heat: Transfer of this energy
- · Heat always flows from regions of higher temperature to regions of lower temperature

Robert P. Dick Temperature-Aware and Low-Power Design and Sy

Robert P. Dick Temperature-Aware and Low-Power Design and Synthesis

Robert P. Dick Temperature-Aware and Low-Power Design and S

Robert P. Dick Temperature-Aware and Low-Power Design and Synth

· Particles move

Optic phonons

· What happens to a moving particle in a lattice?

What is temperature?

- · Minimum frequency, regardless of wavelength
- \cdot Only occur in lattices with more than one atom per unit cell
- · Optic phonons out of phase from primitive cell to primitive cell
- · Positive and negative ions swing against each other
- · Low group velocity
- · Interact with electrons
- · Importance in nanoscale structure modeling?

What is temperature

Why do wires get hot?

- · Scattering of electrons due to destructive interference with waves in the lattice
- · What are these waves?
- · What happens to the energy of these electrons?
- · What happens when wires start very, very cool?
- · What is electrical resistance?
- · What is thermal resistance?

Robert P. Dick Temperature-Aware and Low-Power Design and S

Robert P. Dick Temperature-Aware and Low-Power Design and Synt

Why do transistors get hot?

- · Scattering of electrons due to destructive interference with waves in the lattice
- · Where do these waves come from?
- $\cdot\,$ Where do the electrons come from?
 - · Intrinsic carriers
 - Dopants
- · What happens as the semiconductor heats up?

What is temperature?

- Carrier concentration increases
- Carrier mobility decreases
- · Threshold voltage decreases

Power consumption trends

- · Initial optimization at transistor level
- · Further research-driven gains at this level difficult
- $\cdot\,$ Research moved to higher levels, e.g., RTL

What is temperature? Power consumption modeling

- · Trade area for performance and performance for power
- · Clock frequency gains linear
- \cdot Voltage scaling $V_{DD}{}^2$ very important

What is temperature? Power consumption modeling Power consumption in synchronous CMOS

Adiabatic charging

$$\begin{split} P &= P_{SWITCH} + P_{SHORT} + P_{LEAK} \\ P_{SWITCH} &= C \cdot V_{DD}^2 \cdot f \cdot A \\ \dagger P_{SHORT} &= \frac{b}{12} (V_{DD} - 2 \cdot V_T)^3 \cdot f \cdot A \cdot t \\ P_{LEAK} &= V_{DD} \cdot (I_{SUB} + I_{GATE} + I_{JUNCTION} + I_{GIDL}) \\ C : \text{ total switched capacitance} \quad V_{DD} : \text{ high voltage} \\ f : \text{ switching frequency} \qquad A : \text{ switching activity} \\ b : \text{ MOS transistor gain} \qquad V_T : \text{ threshold voltage} \\ t : \text{ rise/fall time of inputs} \\ \dagger P_{SHORT} \text{ usually} \leq 10\% \text{ of } P_{SWITCH} \\ \text{ Smaller as } V_{DD} \rightarrow V_T \end{split}$$

· Voltage step function implies $E = C V_{CAP}^2/2$ \cdot Instead, vary voltage to hold current constant: $E = C V_{CAP}{}^2 \cdot RC/t$

Power consumption modeling

- · Lower energy if T > 2RC
- · Impractical when leakage significant

hert P. Dick Temp nert P. Dick ture-Aware and Low-Power Design and Sy ature-Aware and Low-Power Design and S What is temperature? Power consumption modeling What is temperature? Power consumption modeling Wiring power consumption Leakage Gate Leakage Subthreshold Leakage G D s $\cdot\,$ In the past, transistor power \gg wiring power $\cdot~$ Process scaling \Rightarrow ratio changing n+ n+

- · Conventional CAD tools neglect wiring power
- · Indicate promising areas of future research

Robert P. Dick Temperature-Aware and Low-Power Design and Synthes

What is temperature? Power consumption modeling Subthreshold leakage current

$$I_{subthreshold} = A_s \frac{W}{L} v_T^2 \left(1 - e^{\frac{-V_{DS}}{v_T}} \right) e^{\frac{(V_{GS} - V_{th})}{nv_T}}$$

- $\cdot\,$ where A_s is a technology-dependent constant,
- · V_{th} is the threshold voltage,
- \cdot L and W are the device effective channel length and width,
- \cdot V_{GS} is the gate-to-source voltage,
- *n* is the subthreshold swing coefficient for the transistor,
- \cdot V_{DS} is the drain-to-source voltage, and
- · v_T is the thermal voltage.

A. Chandrakasan, W.J. Bowhill, and F. Fox. Design of High-Performance Microprocessor Circuits. IEEE Press, 2001



Robert P. Dick Temperature-Aware and Low-Power Design and S





er Design and S

в

GIDL Leakage

Simplified subthreshold leakage current

What is temperature? Power consumption modeling

 $V_{DS} \gg v_T$ and $v_T = rac{kT}{q}$. q is the charge of an electron. Therefore, equation can be simplified to

$$I_{subthreshold} = A_s \frac{W}{L} \left(\frac{kT}{q}\right)^2 e^{\frac{q(V_{GS} - V_{th})}{nkT}}$$
(1)

ature-Aware and Low-Po

What is temperature? Power consumption modeling Piece-wise linear error





Gate leakage

Caused by tunneling between gate and other terminals.

Power consumption modeling

$$I_{gate} = WLA_J \left(\frac{T_{oxr}}{T_{ox}}\right)^{nt} \frac{V_g V_{aux}}{T_{ox}^2} e^{-BT_{ox}(a-b|V_{ox}|)(1+c|V_{ox}|)}$$

- $\cdot \;$ where $A_J, B, a, b,$ and c are technology-dependent constants,
- \cdot *nt* is a fitting parameter with a default value of one,
- $\cdot ~ V_{ox}$ is the voltage across gate dielectric,
- · T_{ox} is gate dielectric thickness,
- \cdot $~{\cal T}_{\it oxr}$ is the reference oxide thickness,
- $\cdot ~V_{aux}$ is an auxiliary function that approximates the density of tunneling carriers and available states, and
- $\cdot \ V_g$ is the gate voltage.
- K. M. Cao, W. C. Lee, W. Liu, X. Jin, P. Su, S. K. H. Fung, J. X. An, B. Yu, and
- C. Hu. BSIM4 gate leakage model including source-drain partition. In $\ensuremath{\textit{IEDM}}$

Technology Dig., pages 815-818, December 2000

Robert P. Dick Temperature-Aware and Low-Power Design and Synthesis



Reading assignment

 G. Chen, R. Yang, and X. Chen. Nanoscale heat transfer and thermal-electric energy conversion. J. Phys. IV France, 125:499–504, 2005

Robert P. Dick Temperature-Aware and Low-Power Design and Synt

 $\cdot\,$ An article relevant to your chosen mini-project topic

What is temperature? Power consumption modeling

Power consumption modeling Temperature-aware leakage estimation



ert P. Dick Tem

Power consumption conclusions

 \cdot Voltage scaling is currently the most promising low-level power-reduction method: V^2 dependence.

Robert P. Dick Temperature-Aware and Low-Power Design and Sy

 \cdot As V_{DD} reduced, V_T must also be reduced.

What is temperature? Power consumption modeling

- · Sub-threshold leakage becomes significant.
- What happens if P_{LEAK} > P_{SWITCH}?
- $\cdot\,$ Options to reduce leakage (both expensive):
 - · Liquid nitrogen diode leakage
 - Silicon-on-insulator (SOI) I_{SUB}