# **EECS 507 Project Presentation**

### **High-Level Synthesis From Tensorflow to FPGA**


Group Member: Shenyi Wang

# Content


- Motivation
- Background
- Methodology
- Challenge
- Results
- Future Work


### **Basic Motivation**


### Machine Learning Algorithms





**FPGA** 











### **High-Level Motivation**

### High-Level Synthesis emerged as a promising productivity booster


- Companies such as Intel and Xilinx heavily investing in HLS tools (Vivado HLS, Intel HLS Compiler)
- Efforts are being put to enable software designers to program hardware

### Deep Learning gained increased attention

- Modern frameworks allow abstraction of implementation details
- High-level frameworks allow non-experts to experiment with state-of-the-art DNNs

### Modern HLS tools are still far from High-Level machine learning frameworks


- Non-experts in machine learning faced with complex implementation details when using HLS tools
- To allow broader FPGA adoption in the ML community a higher level of abstraction is needed



# Background: LLVM IR and Common Compile Process


- **LLVM** is an open source compilation framework
- IR stands for Intermediate Representation






• ...

# Challenge



### **Existing Work: LeFlow**




### Key Insights in LeFlow:

- 1. Create stand-alone hardware unit
- 2. Remove pre-defined kernels that implement a particular Tensorflow operation
- 3. Memory partitioning to improve performance.

### Generate Stand-Alone Hardware Unit

The LLVM IR generated by XLA has a static function's signature (function type) with three main components:

- **Params**: a pointer to an array of addresses containing all <u>input</u> values
- Temps: a pointer to an array of addresses for all temporary values (local values)
- **Retval**: a pointer to the temporary variable that is the <u>output</u> of the function.



## **Transformation Process**

Original IR

- 1 define void @main(i8\*\* %params, ...) {
- 2 %0 = bitcast i8\*\* % params to  $[2 x \text{ float}]^{**}$
- 3 %arg0 = load [2 x float]\*\* %0, align 8-
- 4 %1 = load i8\*\* %temps, align 8
- 5 %2 = getelementptr inbounds [2 x float]\* %arg0, i64 0, i64 0
- %3 = getelementptr inbounds [2 x float]\* %arg0, i64
  0, i64 1
- 7 %4 = load float\* %2, align 8
- 8 %5 = load float\* %3, align 8
- 9 ...
- 10 }
  - 1. Extracts the input and output registers and declares them as global variables
  - 2. Reads from the global variables will be marked as volatile

#### Transformed IR


- 1 @arg0 = global [2 x float] zeroinitializer, align 8
- 2 define void @main() {

...

8

- 3 %0 = getelementptr inbounds [2 x float]\* @arg0, i64 0, i64 0
- 4 %1 = getelementptr inbounds [2 x float]\* @arg0, i64 0, i64 1
- % 2 = 10 volatile float\* %0, align 8
  - %3 = load volatile float %1, align 8

My Work




### Some Limitations of LeFlow:

- They use Python scripts to deal with LLVM IR in form of string editing. This is not scalable to large file and structure.
- 2. They don't implement vectorize operation transformation
- They use Python 2.7 which is not officially supported anymore.

### My Work:

- Reimplement LeFlow in C++ with new LLVM framework and incorporate the entire process into one LLVM Pass.
- Add fixed-point bit width support by using profiling

## **Evaluation: Correctness Checking**



### Results

Running test for 01\_vecmul\_a Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 123 Results match: True

Running test for 02\_vecmul\_b Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 963 Results match: True

Running test for 03\_vecmul\_b\_f Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 98 Results match: True

Running test for 04\_dense\_a Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 380 Results match: True

Running test for 05\_dense\_b Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 3012 Results match: True Running test for 06\_softmax\_a Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 2525 Results match: True

Running test for 07\_softmax\_b Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 21749 Results match: True

Running test for 08\_softmax\_b\_f Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 19219 Results match: True

Running test for 09\_conv2d\_a Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 32187 Results match: True

Running test for 10\_conv2d\_a\_f Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 1784 Results match: True

Test was done in 1738.61 seconds

Running test for 11\_conv2d\_b Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 2370411 Results match: True

Running test for 12\_maxp\_a Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 229 Results match: True

Running test for 13\_maxp\_b Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 5533 Results match: True

Running test for 14\_maxp\_b\_f Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 502 Results match: True

Running test for 15\_thxprlsg Generating the circuit... Finished generating circuit Generating new inputs and running Tensorflow with them... Testing circuit using Modelsim with new inputs... Clock cycles required: 10505 Results match: True

### Future Work

- The kernel functions used in the XLA compiler is target to CPU and GPU and many optimization are designed for these architectures. It would be beneficial to design some kernel functions targeting FPGA.
- The memory partitioning algorithm currently used is straightforward. A machine learning specific automatic memory partitioning algorithm is needed.
- Backend of FPGA synthesis using LLVM need to support more operation.

### Problem I met

- The latest released version of LegUp is 4.0 . It's too old and with some dependence bugs in it. Fix them needs a lot of efforts.
- Both LegUp and LeFlow use Python 2.7 which is out of support officially. Hard to find available source to download dependencies.
  - Python 3.x is not valid after I put many efforts.
- LLVM version used in LegUp is too old. Find a matching version of XLA compiler is difficult.
- Tensorflow developing so fast so their source codes structure is very messy.

### Reference

- D. H. Noronha, B. Salehpour and S. J. E. Wilton, "LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks," FSP Workshop 2018; Fifth International Workshop on FPGAs for Software Programmers, 2018, pp. 1-8.
- Canis, Andrew, et al. "LegUp: high-level synthesis for FPGA-based processor/accelerator systems." *Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays*. 2011.

