# EECS 312 Discussion 12 Review 1

11/22 Shengshuo Lu (luss@umich.edu)



![](_page_2_Figure_0.jpeg)

### Inverter

## **Complementary CMOS**

![](_page_3_Figure_1.jpeg)

## **CMOS NAND Gate**

Α	В	Y	Z
0	0	1	~100mV
0	1	1	0
1	0	1	VDD-Vth
1	1	0	0

![](_page_4_Figure_2.jpeg)

## **CMOS NOR Gate**

![](_page_5_Figure_1.jpeg)

## Tristates

Tristate buffer produces Z when not enabled

![](_page_6_Figure_2.jpeg)

EN

## Power

- Dynamic Power
- Static Power

Short-Circuit Power \*

![](_page_7_Figure_4.jpeg)

## Power

$$P = P_{SWITCH} + P_{SHORT} + P_{LEAK}$$

$$P_{SWITCH} = C \cdot V_{DD}^2 \cdot f \cdot A$$

$$\frac{1}{2} f C V_{dd}^{2}$$

$$\dagger P_{SHORT} = \frac{b}{12} (V_{DD} - 2 \cdot V_T)^3 \cdot f \cdot A \cdot t$$

 $P_{LEAK} = V_{DD} \cdot (I_{SUB} + I_{GATE} + I_{JUNCTION} + I_{GIDL})$ 

- C : total switched capacitance  $V_{DD}$  : high voltage
- f : switching frequency
- b: MOS transistor gain
- *t* : rise/fall time of inputs
  - $† P_{SHORT}$  usually  $\leq 10\%$  of  $P_{SWITCH}$

Smaller as  $V_{DD} \rightarrow V_T$ A < 0.5 for combinational nodes, 1 for clocked nodes.

- A: switching activity
- $V_T$ : threshold voltage

![](_page_9_Figure_1.jpeg)

![](_page_10_Figure_1.jpeg)

• Reverse Bias

![](_page_11_Figure_2.jpeg)

• Forward Bias

![](_page_11_Figure_4.jpeg)

![](_page_12_Figure_1.jpeg)

![](_page_13_Figure_1.jpeg)

# Built-in Potential Depletion Region Width

$$\Phi_{0} = \Phi_{T} \ln \left[ \frac{N_{A} N_{D}}{n_{i}^{2}} \right]$$
$$W \approx \left[ \frac{2\epsilon_{r} \epsilon_{0}}{q} \left( \frac{N_{A} + N_{D}}{N_{A} N_{D}} \right) \Phi_{0} \right]^{\frac{1}{2}}$$

- n<sub>i</sub>: intrinsic charge carrier concentration.
- N<sub>x</sub>: acceptor and donor concentrations.
- k: Boltzmann constant
- T: temperature
- q: elementary charge

## **Diode Current**

$$I_D = I_S \left( e^{\frac{V_D}{\phi_T}} - 1 \right)$$

- *I<sub>D</sub>*: diode current
- V<sub>D</sub>: diode voltage
- *I<sub>S</sub>*: saturation current constant
- $\phi_T = \frac{kT}{q}$ : thermal voltage
  - k: Boltzmann constant
  - T: temperature
  - q: elementary charge

## **Diffusion capacitance**

$$C_{J0} = A_D \sqrt{\frac{\epsilon_{Si} q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{\phi_0}}$$

- A<sub>D</sub>: area of diode
- $\epsilon_{Si}$ : permittivity of silicon
- N<sub>X</sub>: carrier density

• 
$$\phi_0 = \phi_T \ln \frac{N_A N_D}{n_i^2}$$
  
•  $\phi_T = \frac{kT}{q}$   
•  $n_i$ : intrinsic carrier concentration

![](_page_17_Figure_0.jpeg)

# **Threshold Voltage**

- 0 < V<sub>GS</sub> < V<sub>T</sub>
  - Repel mobile holes and accumulation of electron beneath the gate oxide

![](_page_18_Figure_3.jpeg)

• 
$$V_{GS} > V_T$$

 Surface is as strongly n-type as the substrate is p-type

![](_page_18_Figure_6.jpeg)

![](_page_18_Figure_7.jpeg)

# Operation Regions – Linear (lab 2)

![](_page_19_Figure_1.jpeg)

In case of a P-type MOSFET, the inequalities used above should be directed opposite

# Operation Regions – Saturation (lab 2)

![](_page_20_Figure_1.jpeg)

4.  $\lambda$  channel-length modulation parameter

In case of a P-type MOSFET, the inequalities used above should be directed opposite

## **Operation Regions – Velocity Saturated**

#### Short Channel Effects

![](_page_21_Figure_2.jpeg)

Strong electric field causes carrier mobility degradation : Compared to feature scaling, voltage scaling is lagging behind

## A unified model

![](_page_22_Figure_1.jpeg)

$$I_D = 0 \text{ for } V_{GT} \le 0$$

$$I_D = k' \frac{W}{L} \left( V_{GT} V_{min} - \frac{V_{min}^2}{2} \right) (1 + \lambda V_{DS}) \text{ for } V_{GT} \ge 0$$
with  $V_{min} = \min(V_{GT}, V_{DS}, V_{DSAT}),$ 

$$V_{GT} = V_{GS} - V_T,$$
and  $V_T = V_{T0} + \gamma (\sqrt{|-2\phi_F| + V_{SB}|} - \sqrt{|-2\phi_F|})$ 

- 1. If V<sub>DS</sub> is minimum: Linear region
- 2. If V<sub>GT</sub> is minimum: **Saturation Region**
- If V<sub>DSAT</sub> is minimum :
   Velocity saturated region

## **CMOS** Inverter

![](_page_23_Figure_1.jpeg)

## **CMOS** Inverter

![](_page_24_Figure_1.jpeg)

## **Delay Definition**

![](_page_25_Figure_1.jpeg)

## A Frist-Order RC Network

![](_page_26_Figure_1.jpeg)

$$V_{out}(t) = (1 - e^{-t/\tau})V$$
  

$$\tau = R \times C$$
  

$$t_p = \ln(2)\tau = 0.69R \times C$$

50% voltage

## **CMOS Inverter: Transient Response**

![](_page_27_Figure_1.jpeg)

 $t_{pHL} = f(R_N \times C_L)$  $t_{pHL} = 0.69R_N \times C_L$  $t_{pLH} = 0.69R_P \times C_L$ 

# Capacitance

- Any two conductors separated by an insulator have capacitance
- Gate to channel capacitor is very important
  - Creates channel charge necessary for operation
- Source and drain have capacitance to body
  - Across reverse-biased diodes
  - Called diffusion capacitance because it is associated with source/drain diffusion

## **Gate Capacitance**

Gate capacitance can be complex, but we will use a simple model

![](_page_29_Figure_2.jpeg)

# **Diffusion Capacitance**

- C<sub>SB</sub>, C<sub>DB</sub>
- Undesirable, called *parasitic* capacitance
- Capacitance depends on area and perimeter
  - Use small diffusion nodes
  - Comparable to C<sub>G</sub>
     for contacted diff
  - ½ C<sub>G</sub> for uncontacted
  - Varies with process

![](_page_30_Figure_8.jpeg)

G

# **Diffusion Capacitance: Example**

- Easiest to assume a contacted diffusion on every source/drain
- BUT: Good layout minimizes diffusion area
- Ex: NAND3 layout shares one diffusion contact
  - Reduces output capacitance by 2C
  - Merged uncontacted diffusion helps also

![](_page_31_Figure_6.jpeg)

![](_page_31_Figure_7.jpeg)

# **Design for Performance**

- Keep capacitances small lower C
  - Compact layout, good placement (short wires & no diffusion routing)
- Increase transistor sizes lower R
  - Watch out for self-loading! parasitic C increases!
- Increase V<sub>DD</sub>
  - Not usually possible due to reliability and power penalties

# **Device Sizing**

![](_page_33_Figure_1.jpeg)

## Input Pattern Effects on Delay

![](_page_34_Figure_1.jpeg)

- Delay is dependent on the pattern of inputs
- Ignore Cint for the moment!
- Low to high transition
  - both inputs go low
    - delay is 0.69 R<sub>p</sub>/2 C<sub>L</sub>
  - one input goes low
    - delay is 0.69 R<sub>p</sub> C<sub>L</sub>
- High to low transition
  - both inputs go high
    - delay is 0.69 2R<sub>n</sub> C<sub>L</sub>

# Fast Complex Gates: Design Techniques

Transistor Ordering

![](_page_35_Figure_2.jpeg)

![](_page_35_Figure_3.jpeg)

delay determined by time to discharge C<sub>L</sub>, C<sub>1</sub>

delay determined by time to discharge C<sub>L</sub>

## **Delay Dependence on Input Patterns**

![](_page_36_Figure_1.jpeg)

Input Data Pattern	Delay (psec)
A=B=0→1	69
A=1, B=0→1	62
A= 0→1, B=1	50
A=B=1→0	35
A=1, B=1→0	76
A= 1→0, B=1	57

NMOS = 0.5μm/0.25 μm PMOS = 0.75μm/0.25 μm C<sub>L</sub> = 100 fF

# **Transistor Sizing**

![](_page_37_Figure_1.jpeg)

![](_page_37_Figure_2.jpeg)

## Transistor Sizing a Complex CMOS Gate

![](_page_38_Figure_1.jpeg)

 $OUT = D + A \bullet (B + C)$