EECS 312: Digital Integrated Circuits Midterm Exam

8 October 2013

Show your work. Derivations are required for credit; end results are insufficient. Closed book. No electronic mental aids, e.g., calculators. One sheet of notes is permitted. 10 points for each question.

Honor Pledge: I have neither given nor received aid in this exam.

Signature:

- 1. Circle the features/components that would be unsurprising in an embedded microprocessor designed for use in smartphones, but unexpected in a general-purpose microprocessor.
 - (a) Cache.
 - (b) Analog wireless communication transceivers.
 - (c) Multiple cores.
- 2. Circle all that apply. Transitioning from large single-core processors to similar-sized multi-core processors has the following benefits:
 - (a) Reduced power consumption,
 - (b) Improved single-thread performance,
 - (c) Reduced software application design complexity, and/or
 - (d) Reduced on-chip communication delay for many signals.
- 3. In a misguided attempt to increase the number of usable gates per unit area of IC, a designer has decided to use CMOS only for inverters, and to build all other (non-inverting) logic gates using pull-up networks composed of NMOSFETs and pull-down networks composed of PMOSFETs.
 - (a) How many transistors are required to implement a three-input AND using this design style? Six.
 - (b) Does the IC have a good chance of implementing the desired logic functions ("Yes" or "No")? Ignore the impact on performance for this question. Yes (but there are some big disadvantages).
 - (c) List two disadvantages of the proposed design style. Slow. Not full-swing, resulting in reduced noise immunity.
- 4. Use up to two sentences to explain why holes generally travel more slowly than electrons in IC semiconductors. Took multiple answers, e.g., "higher particle mass for holes than electrons" or "more likely interaction with holes and semiconductor lattice results in higher probability of change in particle direction".
- 5. What is the primary advantage of single-electron tunneling transistors over MOSFETs (up to five words)? Low-power.
- 6. The PMOSFETs and NMOSFETs in an inverter have been sized to achieve balanced rise and fall times. However, process variation has caused the implementation to deviate from the design. The A line in Figure 1 is associated with an inverter that has



Figure 1: Inverter transfer functions.

- (a) Lower-than-planned resistance PMOSFET and higher-than-planned resistance NMOSFET.
- (b) Higher-than-planned resistance PMOSFET and lower-than-planned resistance NMOSFET.



Figure 2: Corrupted layout.

- 7. A dust particle did something horrible to a mask, causing the implemented layout to differ from the designed layout. Consider the corrupted layout shown in Figure 2.
 - (a) What type of gate was the designer most likely trying to implement? NAND2.
 - (b) Draw the gate- or transistor-level schematic for the gate actually implemented. NAND2 with input b shorted to output z.
 - (c) Is there any input vector (a, b) for which the output and power consumption will be as the designer originally intended? If so, indicate the input vector. $\overline{a}b$.
- 8. Give the truth table and transistor-level schematic for a three-input OR gate implemented in CMOS.

abc	a + b + c
000	0
001	1
010	1
011	1
100	1
101	1
110	1
111	1

The diagram has a NOR3 followed by an inverter. The NOR3 has three NMOSFETs in parallel from the output to ground, with an input attached to each gate. It has three PMOSFETs in series to V_{DD} , with an input attached to each gate.



Figure 3: PMOSFET with grounded gate.

- 9. Consider the circuit in Figure 3. In the following circuit the capacitance of C_L is 50 fF. C_L is initially charged to 2.5 V. At time zero, its gate is attached ground, as shown in the figure. $V_{TP} = -0.5$ V. You may ignore the effects of leakage.
 - (a) If we replace the PMOSFET channel with a $2 k\Omega$ resistor, how long does it take for the capacitor to discharge to 1.25 V?

$$2.5 \text{ V}/2 = 2.5 \text{ V} \cdot e^{\frac{-t}{50 \text{ fF} \cdot 2 \text{ k}\Omega}}$$
$$1/2 = e^{\frac{-t}{100 \text{ ps}}}$$
$$\log 1/2 = \frac{-t}{100 \text{ ps}}$$
$$0.69 = \frac{t}{100 \text{ ps}}$$
$$t = 69 \text{ ps}$$

- (b) If we consider transistor cut-off, what is the final voltage of the capacitor? $\bf 0.5\,V$
- 10. A synchronous IC has a total capacitance of 200 pF, a V_{DD} 2.5 V, and an average switching activity factor of 0.1, it can run at a clock frequency of 1 GHz. A task requires 1,000 cycles to complete. The total leakage power consumption is 10 µW, and it is almost entirely a result of subthreshold leakage power consumption.
 - (a) What is the total energy consumed?

$$\begin{split} E_{total} &\approx E_{subthreshold} + E_{dynamic} \\ \Delta t &= 1,000 \cdot \frac{1}{1} \, \mathrm{GHz} \\ \Delta t &= 1 \, \mathrm{\mu s} \\ E_{total} &\approx 1 \, \mathrm{\mu s} \cdot 10 \, \mathrm{\mu W} + E_{dynamic} \\ E_{total} &\approx 10 \, \mathrm{pJ} + E_{dynamic} \\ E_{dynamic} &= 200 \, \mathrm{pF} \cdot (2.5 \, \mathrm{V})^2 \cdot 1,000 \cdot 0.1 \\ E_{dynamic} &= 125 \, \mathrm{nJ} \\ E_{total} &\approx 125 \, \mathrm{nJ} \end{split}$$

(b) Consider the impact of reducing V_{DD} to 1.25 V. Assume, for the sake of simplicity, that logic gate delay is inversely proportional to V_{DD} and that subthreshold leakage power consumption is proportional to V_{DD} . Indicate the resulting change in task completion time and total energy consumption

Ignore impact on subthreshold leakage because subthreshold component is insignificant.

$$\begin{split} E_{total} &= 200\,\mathrm{pF}\cdot(1.25\,\mathrm{V})^2\cdot 1,000\cdot 0.1\\ E_{total} &= 31\,\mathrm{nJ} \end{split}$$

- 11. Consider an inverter driving a capacitive load, C. The inverter input voltage is initially 2.5 V, and inverter output voltage is static. At time 0 s, the input voltage instantly transitions from 2.5 V to 0 V.
 - (a) How much energy is eventually provided by the power supply?

$$\begin{split} E &= E_{C} + E_{R} \\ E_{C} &= \int_{0_{s}}^{\infty s} P_{C}(t) dt \\ E_{C} &= \int_{0_{s}}^{\infty s} I_{C}(t) V_{C}(t) dt \\ I_{C}(t) &= I_{R}(t) = \frac{V_{R}(t)}{R} \\ V_{R}(t) &= 2.5 \, \text{Ve}^{\frac{\pi t}{RC}} \\ E_{C} &= \int_{0_{s}}^{\infty s} I_{R}(t) V_{C}(t) dt \\ V_{C} &= 2.5 \, \text{V} - V_{R} \\ E_{C} &= \int_{0_{s}}^{\infty s} \frac{2.5 \, \text{Ve}^{\frac{\pi t}{RC}}}{R} \left(2.5 \, \text{V} - 2.5 \, \text{Ve}^{\frac{\pi t}{RC}} \right) dt \\ E_{C} &= \frac{6.25 \, \text{V}^{2}}{R} \int_{0_{s}}^{\infty s} e^{\frac{\pi t}{RC}} \left(1 - e^{\frac{\pi t}{RC}} \right) dt \\ E_{C} &= \frac{6.25 \, \text{V}^{2}}{R} \int_{0_{s}}^{\infty s} e^{\frac{\pi t}{RC}} - e^{\frac{\pi t}{RC}} dt \\ E_{C} &= \frac{6.25 \, \text{V}^{2}}{R} \left(\frac{RC}{2} e^{\frac{-2t}{RC}} - RCe^{\frac{\pi t}{RC}} \right) \Big|_{0_{s}}^{\infty s} \\ E_{C} &= C6.25 \, \text{V}^{2} \left(\frac{1}{2} e^{\frac{-2t}{RC}} - e^{\frac{-t}{RC}} \right) \Big|_{0_{s}}^{\infty s} \\ E_{C} &= C6.25 \, \text{V}^{2} \left(1 - \frac{1}{2} \right) \\ E_{C} &= C3.125 \, \text{V}^{2} \\ E_{R} &= \int_{0_{s}}^{\infty s} I_{R}(t) V_{R}(t) dt \\ E_{R} &= \int_{0_{s}}^{\infty s} I_{R}(t) V_{R}(t) dt \\ E_{R} &= \int_{0_{s}}^{\infty s} \left(2.5 \, \text{Ve}^{\frac{\pi t}{RC}} \right)^{2} dt \\ E_{R} &= \frac{1}{R} \int_{0_{s}}^{\infty s} \left(2.5 \, \text{Ve}^{\frac{\pi t}{RC}} \right) \Big|_{0_{s}}^{\infty s} \\ E_{R} &= C - 3.125 \, \text{V}^{2} \left(e^{\frac{-2t}{RC}} \right) \Big|_{0_{s}}^{\infty s} \\ E_{R} &= C - 3.125 \, \text{V}^{2} \left(0 - 1 \right) \\ E_{R} &= C3.125 \, \text{V}^{2} \left(0 - 1 \right) \\ E_{R} &= C3.125 \, \text{V}^{2} \left(0 - 1 \right) \end{aligned}$$

(b) How much energy is stored in the capacitor?

See calculation in previous question.

$$E_C = C3.125 \,\mathrm{V}^2$$

- (c) Use one sentence to indicate the reason for the difference in these values.Power is dissipated within the resistor. That is where half of the energy goes. It is interesting that the amount doesn't depend on R, isn't it?
- 12. Consider two inverters in series. Assume standard process values for anything not given. You are welcome to use the tables at the end of the exam. Assume that capacitances are constant within operating regions, but may vary between operating regions. All gates are $0.25 \,\mu\text{m}$ long. All diffusion regions are $0.50 \,\mu\text{m}$ long. V_{DD} is 2.5 V. Answers within 10% of the correct values are accurate enough. As a result, you may be able to neglect some complex-to-calculate capacitances. Get a decent solution, first, and come back to this problem to solve more precisely if time permits.

Transistor	Gate width (μm)
First PMOSFET	1.0
First NMOSFET	0.5
Second PMOSFET	40.0
Second NMOSFET	20.0

The input voltage of the first inverter has been 2.5 V for a very long time. At 0 s, it transitions instantly to 0 V.

(a) What is the capacitive load seen by the first inverter?

The first inverter is small relative to the second inverter; its self-loading may be ignored. The input of the second inverter is initially 0 V and increases with time. That implies that the second inverter NMOSFET is initially in the cut-off operating region. The second inverter PMOSFET is in the linear operating region; it is not saturated because the output of the second inverter is initially 2.5 V. We can ignore overlap capacitance because 10% error is acceptable.

$$C_{NMOS} = C_{OX}WL = 6 \frac{\text{fF}}{\mu\text{m}^2} \cdot 20 \,\mu\text{m} \cdot 0.25 \,\mu\text{m} = 30 \,\text{fF}$$
$$C_{PMOS} = C_{OX}WL = 6 \frac{\text{fF}}{\mu\text{m}^2} \cdot 40 \,\mu\text{m} \cdot 0.25 \,\mu\text{m} = 60 \,\text{fF}$$
$$C_{LOAD} = 90 \,\text{fF}$$

(b) Determine when the input of the second inverter will reach 0.8 V.

The second inverter input will swing from 0 V to 0.8 V. Given that the input will only swing 1/3 of its range, the output won't drop below 2 V. That means the smallest V_{DS} for the second inverter's PMOSFET is well under the V_{DSAT} of -1 V. The PMOSFET remains in the linear operating region. The NMOSFET turns on and is in saturation when the second inverter's input reaches 0.43 V.

Therefore, we will consider two delays: the delay for the second inverter's input to swing from 0 V to 0.43 V and the delay for the second inverter's input to swing from 0.43 V to 0.8 V. The first inverter's NMOSFET is in cut-off and its PMOSFET is in saturation with the following current. Neglecting channel length modulation.

$$I_D = k' \frac{W}{L} \left(V_{GT} V_{max} - \frac{V_{max}^2}{2} \right) \left(1 + \lambda V_{DS} \right)$$

Ignoring channel length modulation because approximate answer is sufficient.

$$\begin{split} V_{max} &= \max(V_{GT}, V_{DS}, V_{DSAT}) \\ V_{max} &= \max(-2.1 \, \mathrm{V}, -2.5 \, \mathrm{V}, -1 \, \mathrm{V}) \\ V_{max} &= -1 \, \mathrm{V} \\ I_D &= -30 \, \frac{\mu \mathrm{A}}{\mathrm{V}^2} \frac{1 \, \mu \mathrm{m}}{0.25 \, \mu \mathrm{m}} \left(2.1 \, \mathrm{V}^2 - \frac{1 \, \mathrm{V}^2}{2} \right) \\ I_D &= 120 \, \frac{\mu \mathrm{A}}{\mathrm{V}^2} \cdot 1.6 \, \mathrm{V}^2 \\ I_D &= 192 \, \mu \mathrm{A} \\ \Delta t_1 &= \frac{C_{LOAD1} \Delta V}{I_D} \\ \Delta t_1 &= \frac{90 \, \mathrm{fF} \cdot 0.43 \, \mathrm{V}}{192 \, \mu \mathrm{A}} \\ \Delta t_1 &= 202 \, \mathrm{ps} \end{split}$$

Assuming I_D changes little due to saturation.

$$\Delta t_2 = \frac{2}{3} C_{NMOS} \cdot C_{PMOS} \cdot 0.43 \,\mathrm{V192}\,\mathrm{\mu A}$$
$$\Delta t_2 = \frac{(20 \,\mathrm{fF} + 60 \,\mathrm{fF}) 0.37 \,\mathrm{V}}{192 \,\mathrm{\mu A}}$$
$$\Delta t_2 = 154 \,\mathrm{ps}$$
$$\Delta t = 356 \,\mathrm{ps}$$



Figure 4: NMOSFETs with grounded gates.

13. Consider the circuit in Figure 4. Write an expression for the voltage at V_x . You may assume that n=1 to simplify calculation. We won't define n here, but when you figure it out, you will know you are on the right track. There is no need to calculate a number; giving an expression is sufficient.

Both NMOSFETs gate voltages are subthreshold. The I_D s for both are identical.

$$\begin{split} I_{D1} &= I_{D2} \\ I_{S}e^{\frac{V_{GS1}}{kT/q}} \left(1 - e^{\frac{-V_{DS1}}{kT/q}}\right) &= I_{S}e^{\frac{V_{GS2}}{kT/q}} \left(1 - e^{\frac{-V_{DS2}}{kT/q}}\right) \\ V_{GS1} &= -V_x \\ V_{GS2} &= 0V \\ V_{DS1} &= 2.5 V - V_x \\ V_{DS2} &= V_x \\ e^{\frac{-V_x}{kT/q}} \left(1 - e^{\frac{V_x - 2.5 V}{kT/q}}\right) &= e^{\frac{0 V}{kT/q}} \left(1 - e^{\frac{-V_x}{kT/q}}\right) \\ e^{\frac{-V_x}{kT/q}} \left(1 - e^{\frac{V_x - 2.5 V}{kT/q}}\right) &= 1 - e^{\frac{-V_x}{kT/q}} \\ e^{\frac{-V_x}{kT/q}} - e^{\frac{-2.5 V}{kT/q}} &= 1 - e^{\frac{-V_x}{kT/q}} \\ e^{\frac{-V_x}{kT/q}} &= \frac{1 + e^{\frac{-2.5 V}{kT/q}}}{2} \\ \frac{-V_x}{kT/q} &= \log\left(\frac{1 + e^{\frac{-2.5 V}{kT/q}}}{2}\right) \\ V_x &= \frac{-kT}{q} \log\left(\frac{1 + e^{\frac{-2.5 V}{kT/q}}}{2}\right) \end{split}$$

1 Reference material

	C_{OX}	C_O	C_j	m_j	ϕ_b	C_{jsw}	m_{jsw}	ϕ_{bsw}
	$(\mathrm{fF}/\mathrm{\mu m}^2)$	$(\mathrm{fF}/\mathrm{\mu m})$	$(fF/\mu m^2)$		(V)	$(fF/\mu m)$		(V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

MODELS FOR CMOS DEVICES

CMOS (0.25 µm) - Unified Model.	
---------------------------------	--

	V ₇₀ (V)	γ(V ^{0.5})	$V_{DSAT}(\mathbf{V})$	k' (A/V ²)	λ (V ⁻¹)
NMOS	0.43	0.4	0.63	115 × 10 ⁻⁶	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1

CMOS (0.25 μ m) – Switch Model (R_{eq})

$V_{DD}(\mathbf{V})$	1	1.5	2	2.5
NMOS (kΩ)	· 35	19	15	13
PMOS (kΩ)	115	55	38	31

CMOS (0.25 µm) - BSIM Model

See Website: http://bwrc.eecs.berkeley.edu/IcBook

Name	Value
kT/q	$25.875 { m mJ/C}$
NMOSFET I_S	$21.0\mathrm{pA}$
PMOSFET I_S	$41.8\mathrm{pA}$
n (for I_D calculation)	1.5

VALUES OF MATERIAL AND PHYSICAL CONSTANTS

Name	Symbol	Value	Units
Room temperature	r	300 (= 27°C)	к
Boltzman constant	k	1.38×10^{-23}	J/K
Electron charge	4	1.6×10^{-19}	С
Thermal voltage	$\phi_r = kT/q$	26	mV (at 300 K)
Intrinsic Carrier Concentration (Silicon)	n _i	1.5×10^{10}	cm ⁻³ (at 300 K)
Permittivity of Si	G ,,	1.05×10^{-12}	F/cm
Permittivity of SiO2	E ₀₃	3.5×10^{-13}	F/cm
Resistivity of A1	ρ _{ΑΙ}	2.7×10^{-8}	Ω-m
Resistivity of Cu	PCu	1.7×10^{-8}	Ω- m
Magnetic permeability of vacuum (similar for SiO ₂)	μ ₀	12.6×10^{-7}	Wb/Am
Speed of light (in vacuum)	<i>c</i> ₀	30	cm/nsec
Speed of light (in SiO ₂)	G _{ex}	15	cm/nsec

$$P = P_{SWITCH} + P_{SHORT} + P_{LEAK}$$
$$P_{SWITCH} = C \cdot V_{DD}^{2} \cdot f \cdot A$$
$$\dagger P_{SHORT} = \frac{b}{12} (V_{DD} - 2 \cdot V_{T})^{3} \cdot f \cdot A \cdot t$$
$$P_{LEAK} = V_{DD} \cdot (I_{SUB} + I_{GATE} + I_{JUNCTION} + I_{GIDL})$$

- C: total switched capacitance V_{DD} : high voltage
- f: switching frequency

A: switching activity

b: MOS transistor gain

 V_T : threshold voltage

t: rise/fall time of inputs

 $\dagger P_{SHORT}$ usually $\leq 10\%$ of P_{SWITCH}

Smaller as $V_{DD} \rightarrow V_T$ A < 0.5 for combinational nodes, 1 for clocked nodes.

. .

FORMULAS AND EQUATIONS

Diode

$$\begin{split} I_D &= I_S(e^{V_D/\Phi_T} - 1) = Q_D/\tau_T \\ C_j &= \frac{C_{j0}}{(1 - V_D/\Phi_0)^m} \\ K_{eq} &= \frac{-\Phi_0^m}{(V_{high} - V_{low})(1 - m)} \times \\ & [(\Phi_0 - V_{high})^{1 - m} - (\Phi_0 - V_{low})^{1 - m}] \end{split}$$

MOS Transistor

$$\begin{split} V_T &= V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|}) \\ I_D &= \frac{k'_n W}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS}) \text{ (sat)} \\ I_D &= \upsilon_{sat} C_{os} W \left(V_{GS} - V_T - \frac{V_{DSAT}}{2} \right) (1 + \lambda V_{DS}) \\ & \text{ (velocity sat)} \\ I_D &= k'_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right) \text{ (triode)} \\ I_D &= I_S e^{\frac{V_{CS}}{nkT/q}} \left(1 - e^{-\frac{V_{DS}}{kT/q}} \right) \text{ (subtreshold)} \end{split}$$

Deep Submicron MOS Unified Model

$$\begin{split} I_D &= 0 \text{ for } V_{GT} \leq 0 \\ I_D &= k' \frac{W}{L} \left(V_{GT} V_{min} - \frac{V_{min}^2}{2} \right) (1 + \lambda V_{DS}) \text{ for } V_{GT} \geq 0 \\ \text{with } V_{min} &= \min(V_{GT}, V_{DS}, V_{DSAT}) \\ \text{and } V_{GT} &= V_{GS} - V_T \end{split}$$

MOS Switch Model

$$R_{eq} = \frac{1}{2} \left(\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right)$$
$$\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$

Inverter

$$V_{OH} = f(V_{OL})$$

$$V_{OL} = f(V_{OH})$$

$$V_{M} = f(V_{M})$$

$$t_{p} = 0.69R_{eq}C_{L} = \frac{C_{L}(V_{swing}/2)}{I_{avg}}$$

$$P_{dyn} = C_{L}V_{DD}V_{swing}f$$

$$P_{stat} = V_{DD}I_{DD}$$

Static CMOS Inverter

$$\begin{split} V_{OH} &= V_{DD} \\ V_{OL} &= GND \\ V_M &\approx \frac{rV_{DD}}{1+r} \quad \text{with} \quad r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}} \\ V_{IH} &= V_M - \frac{V_M}{g} \qquad V_{IL} = V_M + \frac{V_{DD} - V_M}{g} \\ \text{with} \quad g &\approx \frac{1+r}{(V_M - V_{Tn} - V_{DSATn}/2)(\lambda_n - \lambda_p)} \\ t_p &= \frac{t_{pHL} + t_{pLH}}{2} = 0.69 C_L \Big(\frac{R_{eqn} + R_{eqp}}{2} \Big) \\ P_{av} &= C_L V_{DD}^2 f \end{split}$$

Interconnect

Lumped RC: $t_p = 0.69 RC$ Distributed RC: $t_p = 0.38 RC$ RC-chain:

$$\tau_N = \sum_{i=1}^N R_i \sum_{j=i}^N C_j = \sum_{i=1}^N C_i \sum_{j=1}^i R_j$$

Transmission line reflection:

$$\rho = \frac{V_{refl}}{V_{inc}} = \frac{I_{refl}}{I_{inc}} = \frac{R-Z_0}{R+Z_o}$$

CMOS COMBINATIONAL LOGIC

Transistor Sizing using Logical Effort

$$F = \frac{C_L}{C_{g1}} = \prod_{j=1}^{N} \frac{f_i}{b_i} \qquad G = \prod_{j=1}^{N} g_i \qquad D = t_{p0} \sum_{j=1}^{N} \left(p_j + \frac{f_j g_j}{\gamma} \right)$$
$$B = \prod_{j=1}^{N} b_i \qquad H = FGB \qquad D_{min} = t_{p0} \left(\sum_{j=1}^{N} p_j + \frac{N(\frac{N}{\sqrt{H}})}{\gamma} \right)$$