

Advanced Digital Logic Design – EECS 303

<http://ziyang.eecs.northwestern.edu/eeecs303/>

Teacher: Robert Dick
Office: L477 Tech
Email: dickrp@northwestern.edu
Phone: 847-467-2298




NORTHWESTERN
UNIVERSITY

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

5:32 decoder/demultiplexer implementation details



4

Robert Dick

Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

5:32 decoder/demultiplexer implementation details

- Why is G1 connected to an inverted active-low enable signal?
- Why are 2A, 2B, and 2G not connected on the 74139 part?
- What would happen if this design were used and the parts were TTL (I don't expect you to know this one already)?
- How about CMOS?

- Given n -input circuit
- Count number of 1s in input

I_1	Zero	One
0	1	0
1	0	1

5 Robert Dick Advanced Digital Logic Design


Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Tally circuit example

I_1	Zero	One
0	1	0
1	0	1

Can implement using logic gates



8 Robert Dick Advanced Digital Logic Design


Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Tally circuit example

I_1	Zero	One
0	1	0
1	0	1

Can implement using TGs



10 Robert Dick Advanced Digital Logic Design

7 Robert Dick Advanced Digital Logic Design


Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Tally circuit example

I_1	Zero	One
0	1	0
1	0	1

Can implement using TGs




9 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

TG tally circuit




11 Robert Dick Advanced Digital Logic Design




12 Robert Dick Advanced Digital Logic Design



I_1	I_2	Zero	One	Two
0	0	1	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1




14 Robert Dick Advanced Digital Logic Design




16 Robert Dick Advanced Digital Logic Design




- Programmable read-only memories (PROMs)
- Field-programmable gate arrays (FPGAs)
- Programmable devices for prototyping



13 Robert Dick Advanced Digital Logic Design



15 Robert Dick Advanced Digital Logic Design



17 Robert Dick Advanced Digital Logic Design




- 2-D array of binary values
- Input: Address
- Output: Word

19 Robert Dick Advanced Digital Logic Design

20 Robert Dick Advanced Digital Logic Design

PROM



21 Robert Dick Advanced Digital Logic Design

Truth table


A	B	C	F_3	F_2	F_1	F_0
0	0	0	0	1	0	0
0	0	1	0	1	1	1
0	1	0	0	0	1	0
0	1	1	1	0	0	0
1	0	0	1	1	0	1
1	0	1	0	0	0	1
1	1	0	1	0	0	0
1	1	1	0	0	1	0

Address Word

23 Robert Dick Advanced Digital Logic Design

Memory composition

2764 EPROM



25 Robert Dick Advanced Digital Logic Design

PLA/PAL vs. PROM

PLA


- Takes advantage of don't-cares
 - Good at random logic
 - Good when product terms shared
- PAL
- More area-efficient for certain designs
 - OR-plane can't be programmed, usually no sharing

Implementing logic with PROMs

$$\begin{aligned} F_0 &= \bar{A} \bar{B} C + A \bar{B} \bar{C} + A \bar{B} C \\ F_1 &= \bar{A} \bar{B} C + \bar{A} B \bar{C} + A B C \\ F_2 &= \bar{A} \bar{B} \bar{C} + \bar{A} B C + A \bar{B} \bar{C} \\ F_3 &= \bar{A} B C + A \bar{B} \bar{C} + A B \bar{C} \end{aligned}$$


22 Robert Dick Advanced Digital Logic Design

PROM suitable for implementing example



24 Robert Dick Advanced Digital Logic Design

Memory composition



26 Robert Dick Advanced Digital Logic Design

PLA/PAL vs. PROM

PROM

- Design trivial
- Can't take advantage of don't-cares
 - Area-inefficient
- Product/sum terms not shared

27 Robert Dick Advanced Digital Logic Design

28 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Field-programmable gate arrays (FPGAs)


- PLAs
 - 10–100 gate equivalent
- FPGAs
 - Altera
 - Actel
 - Xilinx
 - 100–1,000,000 gate equivalent

30 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Altera erasable programmable logic devices (EPLDs)




32 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Multiple array matrix (MAX)




34 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

MAX expander terms



36 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Altera EPLDs

- Each has from 8–48 macrocells
- Macrocell behavior controlled with EPROM bits
- Can be used sequentially
- Has synchronous and asynchronous modes

31 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Multiple array matrix (MAX)


- Altera macrocells quite limited
 - Can't share product terms between macrocells
- Workaround: Connect together macrocells with programmable interconnect

33 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

MAX expander terms




35 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Altera 22V10 PAL



37 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Altera 22V10 PAL

- Many product terms per output
- Latches and MUXs associated with outputs
- 22 IO pins
- 10 may be used as outputs

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Actel programmable gate arrays

- Rows of programmable logic blocks
- Rows of interconnect
- Columns of interconnect
- Attach to rows using antifuses

38 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Actel programmable gate arrays


- Each combinational logic block has 8 inputs, 1 output
- No built-in sequential elements
- Build flip-flops using logic blocks

39 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Actel logic block




40 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Actel logic block




Cross-couple for sequential use

41 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Actel programmable gate arrays




42 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Actel interconnect




43 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS


Antifuse routing



44 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS




- Minimize number of antifuse hops for critical path
- 2-3 hops for most interconnections

- Configurable logic blocks (CLBs)
- IO blocks (IOBs)
- Wiring channels


Inputs

- Input variables
- Tri-state (high-Z) enable bit for output
- Output clocks

- CMOS static RAM
 - Run-time programmable
- Serial shift-register based programming
- Program on power-up (external PROM)




- Output the input bit
- Contains internal flip-flops for inputs and outputs
- Fast and slow outputs available, e.g., 5 ns vs. 30 ns
 - Slower option limits slew rate
 - Lower noise
 - Lower power consumption




- 2 flip-flops
- General function of 4 variables
- 2 non-general functions of 5 variables
- Certain special-case functions of 6 variables
- Global reset
- Clock
- Clock enable
- Independent input, DIN

Xilinx CLB



Function generator




Two arbitrary functions of four variables

PARITY5 CLB cost example


- Determine whether the number of 1s is even or odd
- $F = A \oplus B \oplus C \oplus D \oplus E$
- Implement using 1 CLB

Function generator



Two constrained functions of five variables

Function generator



Certain limited functions of 6 variables


2-bit comparator CLB cost example

$$\begin{aligned} A &= C D \text{ or } A > C D \\ GT &= A \bar{C} + A B \bar{D} + B \bar{C} \bar{D} \\ EQ &= \bar{A} \bar{B} \bar{C} \bar{D} + \bar{A} B \bar{C} D + A \bar{B} C \bar{D} + A B C D \end{aligned}$$

Only 1 CLB required


Majority CLB cost example

High whenever $\lceil n/2 \rceil$ outputs are high




Large parity CLB cost example

2 levels allow up to 25 inputs





Full adder, 4 CLB delays to final carry out (CO), 4 CLBs




62

Robert Dick Advanced Digital Logic Design




- Short direct connections
- Global long lines
- Horizontal/vertical long lines
- Switching matrix connections



63 Robert Dick Advanced Digital Logic Design



- Hierarchical routing organization
- Some designs are constrained by routing resources
- Can use logic CLBs to control routing
- Substantial communication power consumption



- Serial configuration slow
 - Parallelize
- Full reconfiguration slow
 - Partial reconfiguration
- Reconfiguration slow
 - Use configuration cache



Parameter	XC4024	XC3195	XC2018
Number of FFs	2,560	1,320	174
Number of IOs	256	176	74
Number of logic inputs per CLB	9	5	4
Function generators per CLB	3	2	2
Fast carry logic	yes	no	no
Number of logic outputs per CLB	4	2	2
RAM bits	32,768	0	0



- Prototyping
- Constant coefficient multiplication
- Direct HW implementation of problem instance, e.g.,
 - 3SAT
 - Design rule checking (DRC)

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Prototype designs

- Discrete packages
 - Slow
 - Error-prone
- Custom layout requires circuit fabrication
 - Slow
 - Expensive for small runs
 - Can't be changed

70 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Programmable devices in prototyping

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Programmable devices in prototyping

- Multiplexers (MUXs) and demultiplexers (DMUXs)
 - Wiring them up is tedious and error-prone
- Programmable array logic (PAL) and programmable logic array (PLA)
 - Fuses blown, write-once
- Generic array logic (GAL)
 - Electrically reprogrammable

72 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

DeMorgan's Law for CMOS

$$\begin{aligned}\overline{(A + B)} &= \overline{A} \ \overline{B} \\ \overline{(AB)} &= \overline{A} + \overline{B} \\ A + B &= \overline{\overline{A} \ \overline{B}} \\ AB &= \overline{\overline{A} + \overline{B}}\end{aligned}$$

75 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

DeMorgan's Law for OR/NAND

71 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

Programmable devices in prototyping

- Electrically erasable programmable read-only memories (EEPROMs)
 - Erasure fast
 - Packaging less expensive
 - Potential for in-circuit erasure
- Field-programmable gate arrays (FPGAs) are ideal
 - If market size small, ship FPGAs
- In-circuit programming practical

73 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

DeMorgan's Law for CMOS

- OR is the same as NAND with complemented inputs
- AND is the same as NOR with complemented inputs
- NAND is the same as OR with complemented inputs
- NOR is the same as AND with complemented inputs

76 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

DeMorgan's Law for AND/NOR


A	\overline{A}	B	\overline{B}	$A + B$	$\overline{(A + B)}$	$\overline{A} + \overline{B}$	(AB)
0	1	0	1	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	1	1	1	1	1
1	0	1	0	1	1	0	0

A	\overline{A}	B	\overline{B}	AB	$\overline{(A + B)}$	$\overline{A} \overline{B}$	$(A + B)$
0	1	0	1	0	0	1	1
0	1	1	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

AND/OR → NAND/NOR




79 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

AND/OR → NAND/NOR



81 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

AND/OR/NOT network to NAND/NOR

$$\begin{array}{c} \text{AND} \\ \text{OR} \\ \text{NOT} \end{array} = \begin{array}{c} \text{NAND} \\ \text{NAND} \\ \text{NAND} \end{array}$$

83 Robert Dick Advanced Digital Logic Design


Implementation technologies
Homework

Review

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

AND/OR → NAND/NOR




80 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Review of MUX composition
Steering logic
ROMs
FPGAs
Transformations for CMOS

AND/OR → NAND/NOR



82 Robert Dick Advanced Digital Logic Design

Implementation technologies
Homework

Homework

Review for midterm exam on Thursday

Will post solutions to homework tonight

Responsible for all reading, assignments, labs

- Two-level transformations and minimization
- Multi-level minimization
- Design with various implementation technologies

86 Robert Dick Advanced Digital Logic Design