

Advanced Digital Logic Design – EECS 303

<http://ziyang.eecs.northwestern.edu/eecs303/>

Teacher: Robert Dick
 Office: L477 Tech
 Email: dickrp@northwestern.edu
 Phone: 847-467-2298



NORTHWESTERN
UNIVERSITY


- Can use today's class for Q&A
- PALs/PLAs
- Review, Q&A on MOS transistors
- Multiplexers, Demultiplexers
- Transmission gates
- Perl/Python

Suggesting 21 or 23 October

- Lab two is more substantial than lab one
- If you find a problem and figure out the solution, yourself, please send me an email or post to the newsgroup
- Don't think you'll be able to fully understand the effects all the SIS commands, options, and sequences will have
- If you have a basic understanding of how to get reasonably good results with the software, that's good

- We have considered implementing Boolean functions using discrete logic gates
 - NOT, AND, OR, NAND, NOR, XOR, and XNOR
- Can arrange AND and OR gates (or NAND and NOR gates) into a general array structure
- Program array to implement logic functions
- Two popular variants
 - Programmable logic arrays (PLA) and programmable array logic (PAL)

- Pre-fabricated building block of many AND and OR (or NAND and NOR) gates
- "Personalized" (programmed) by making or breaking connections among the gates



- PLAs can share terms – Share product terms
- Consider the following set of functions

Personality matrix

Product term	Input	Output
	a b c	f_0 f_1 f_2 f_3
$f_0 = a + \bar{b}\bar{c}$	ab	1 1 X 0 1 1 0
$f_1 = a\bar{c} + ab$	$\bar{b}c$	X 0 1 0 0 0 1
$f_2 = \bar{b}\bar{c} + ab$	$a\bar{c}$	1 X 1 0 1 0 0
$f_3 = \bar{b}c + a$	$\bar{b}\bar{c}$	X 0 0 1 0 1 0
	a	1 X X 1 0 0 1




All connections available

All exist

Some removed

None exist

Connections made




PAL


- Only the AND array is programmable
- A column of the OR array only has access to a subset of the product terms
- Generally, no sharing of product terms

PLA

- A column has access to any desired product terms
- Can share product terms



A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	1
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X



Minimized BCD-Gray functions

$$W = A + BD + BC$$

$$X = B\bar{C}$$

$$Y = B + C$$


$$Z = \bar{A}\bar{B}\bar{C}D + BCD + A\bar{D} + \bar{B}C\bar{D}$$

20

Robert Dick

Advanced Digital Logic Design

BCD-Gray PAL




22

Robert Dick

Advanced Digital Logic Design

Comparator Karnaugh map



24

Robert Dick

Advanced Digital Logic Design

Transistors


- Basic device in NMOS and PMOS (CMOS) technologies
- Can be used to construct any logic gate

27

Robert Dick

Advanced Digital Logic Design

BCD-Gray discrete logic



21

Robert Dick

Advanced Digital Logic Design

Comparator example

Determine whether a the first two-bit number (AB) is

- Equal to (EQ),
- Not equal to (NE),
- Less than (LT),
- Or greater than (GT)


a second two-bit number (CD)

23

Robert Dick

Advanced Digital Logic Design

Comparator PLA




25

Robert Dick

Advanced Digital Logic Design

NMOS transistor



28

Robert Dick

Advanced Digital Logic Design

NMOS transistor

Metal-oxide semiconductor (MOS)

- Then, it was polysilicon-oxide semiconductor
- Now, it is MOS again

P-type bulk silicon doped with positively charged ions

N-type diffusion regions doped with negatively charged ions

Gate can be used to pull a few electrons near the oxide


Forms channel region, conduction from source to drain starts

29

Robert Dick

Advanced Digital Logic Design

CMOS NAND gate




31

Robert Dick

Advanced Digital Logic Design

CMOS inverter operation




33

Robert Dick

Advanced Digital Logic Design

NOR operation



35

Robert Dick

Advanced Digital Logic Design

CMOS


- NMOS turns on when the gate is high
- PMOS just like NMOS, with N and P regions swapped
- PMOS turns on when the gate is low
- NMOS good at conducting low (0s)
- PMOS good at conducting high (1s)
- Use NMOS and PMOS transistors together to build circuits
 - Complementary metal oxide silicon (CMOS)

30

Robert Dick

Advanced Digital Logic Design

CMOS NAND gate layout




32

Robert Dick

Advanced Digital Logic Design

NAND operation



34

Robert Dick

Advanced Digital Logic Design

CMOS inefficient for ANDs/ORs

- Recall that NMOS transmits low values easily...
- ...transmits high values poorly
- PMOS transmits high values easily...
- ...transmits low values poorly

36

Robert Dick

Advanced Digital Logic Design

CMOS inefficient for ANDs/ORs

- V_T , or threshold voltage, is commonly 0.7 V
- NMOS conducts when $V_{GS} > V_T$
- PMOS conducts when $V_{GS} < -V_T$
- What happens if an NMOS transistor's source is high?
- Or a PMOS transistor's source is low?
- Alternatively, if one states that $V_{TN} = 0.7 \text{ V}$ and $V_{TP} = -0.7 \text{ V}$ then NMOS conducts when $V_{GS} > V_{TN}$ and PMOS conducts when $V_{GS} < V_{TP}$

37

Robert Dick

Advanced Digital Logic Design

CMOS inefficient for ANDs/ORs


- If an NMOS transistor's input were V_{DD} (high), for $V_{GS} > V_{TN}$, the gate would require a higher voltage than V_{DD}
- If a PMOS transistor's input were V_{SS} (low), for $V_{GS} < V_{TP}$, the gate would require a lower voltage than V_{SS}

39

Robert Dick

Advanced Digital Logic Design

Implications of using CMOS




AND/OR requires more area, power, time

41

Robert Dick

Advanced Digital Logic Design

CMOS transmission gate (TG)




44

Robert Dick

Advanced Digital Logic Design

NMOS transistor




38

Robert Dick

Advanced Digital Logic Design

Implications of using CMOS



NAND/NOR easy to build in CMOS

40

Robert Dick

Advanced Digital Logic Design

CMOS transmission gates (switches)

NMOS is good at transmitting 0s

Bad at transmitting 1s

PMOS is good at transmitting 1s

Bad at transmitting 0s


To build a switch, use both: CMOS

42

Robert Dick

Advanced Digital Logic Design

Other TG diagram



45

Robert Dick

Advanced Digital Logic Design

Multiplexer (MUX) definitions

- Also called *selectors*
- 2^n inputs
- n control lines
- One output

C	Z
0	I_0
1	I_1

46

Robert Dick

Advanced Digital Logic Design

MUX truth table


I_1	I_0	C	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

48

Robert Dick

Advanced Digital Logic Design

MUX using TGs




50

Robert Dick

Advanced Digital Logic Design

Hierarchical MUX implementation



52

Robert Dick

Advanced Digital Logic Design


MUX functional table

47

Robert Dick

Advanced Digital Logic Design

MUX using logic gates




49

Robert Dick

Advanced Digital Logic Design

MUX




51

Robert Dick

Advanced Digital Logic Design

Alternative hierarchical MUX implementation




53


Robert Dick

Advanced Digital Logic Design


MUX examples



MUX examples



MUX examples



MUX properties

- A $2^n : 1$ MUX can implement any function of n variables
- A $2^{n-1} : 1$ can also be used
 - Use remaining variable as an input to the MUX

MUX example


$$F(A, B, C) = \sum(0, 2, 6, 7)$$

$$= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A B \bar{C} + A B C$$

Truth table

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Lookup table implementation



MUX example

$$F(A, B, C) = \sum(0, 2, 6, 7)$$

$$= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A B \bar{C} + A B C$$

Therefore,

$$\bar{A} \bar{B} \rightarrow F = \bar{C}$$

$$\bar{A} B \rightarrow F = \bar{C}$$


$$A \bar{B} \rightarrow F = 0$$

$$A B \rightarrow F = 1$$


A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$F=C$

- Closely related to *decoders*
- n control signals
- Single data input can be routed to one of 2^n outputs



- A genius colleague is an ASIC (Application-Specific Integrated Circuit) design engineer at PMC-Sierra
- He glues together standard cells to make high-performance special-purpose circuits
- When he talks about perl, his eyes get all watery
- Why do digital design engineers get so excited about a system administrator's scripting language?



- Decoders have n inputs and 2^n outputs.
- They activate only the output indicated by the binary input value.
- Demultiplexers have one input, 2^n select lines, and 2^n outputs.
- They route the input to the output indicated by the binary select value, and inactivate the other outputs.
- In practice, decoders have an *output enable* input.
- If you treat a decoder output enable as a demultiplexer input and treat the decoder inputs as demultiplexer select lines, the two are equivalent.
- In practice decoders and demultiplexers are interchangeable.

- Lab two has a tedious portion
- You'll need to lookup gates in a library
- I wrote a perl and python script for you to accelerate this process
 - ... and serve as examples
- You'll still need to do this manually once
- Can use my scripts afterward
 - Read and understand it

- Different tools that don't quite work together
 - Translation
- Tools that don't quite finish the job
 - Pre-post processing
- Poor support for complex testing, e.g., comparing a high-level language model's behavior with circuit simulation
 - IO processing and command scripting
- Perl (python, etc.) allow quick (although sometimes inelegant) solutions to these problems

Perl code example motivation – Library

```
GATE "1310:physical"      16      0=!1A;
PIN  * INV 1 999 1 .2 1 .2

GATE "1120:physical"     24      0=!(1A+1B);
PIN  * INV 1 999 1 .2 1 .2

GATE "1130:physical"     32      0=!(1A+1B+1C);
PIN  * INV 1 999 1 .2 1 .2

GATE "1220:physical"     24      0=!(1A*1B);
PIN  * INV 1 999 1 .2 1 .2
```

71

Robert Dick

Advanced Digital Logic Design

Perl code example

```
# Make sure number of args is correct
if (scalar @ARGV != 2) {
    die "Usage: lookup-gate.perl . .
        [library] [file]\n";
}

my $lib = $ARGV[0];
my $file = $ARGV[1];

my %lab_op = ();
```

73

Robert Dick

Advanced Digital Logic Design

Perl code example

```
# Loop on input file
open FILE, "<$file";
while (<FILE>) {
    # Chop up the line on whitespace
    my @ln = split ' ', $_;
    if (scalar(@ln) == 3) {
        # Grab the node and label
        my ($node, $lab) = @ln;
```

75

Robert Dick

Advanced Digital Logic Design

Perl code output

```
Node [348] implemented with gate 0=!(1A*1B+!1A*!1B);
Node {cout} implemented with gate 0=1A*1B+2C*2D;
Node [345] implemented with gate 0=!1A;
Node [364] implemented with gate 0=!1A;
Node {sum} implemented with gate 0=!((1A+1B)*(2C+2D));
```

77

Robert Dick

Advanced Digital Logic Design

Perl code example motivation – Gates

```
[348] 2310:physical 40.00
{cout} 1970:physical 56.00
[345] 1310:physical 16.00
[364] 1310:physical 16.00
{sum} 1860:physical 40.00
```

72

Robert Dick

Advanced Digital Logic Design

Perl code example

```
# Read in library
open LIB, "<$lib";
while (<LIB>) {
    if (m/^GATE\s+"([~"]+)\s\d+\s+(.+)$/ ) {
        # Put the data into a hash map
        my ($label, $op) = ($1, $2);
        $lab_op{$label} = $op;
    }
}
close LIB;
```

74

Robert Dick

Advanced Digital Logic Design

Perl code example

```
# Look it up in the hash map and
# display the results
print "Node $node implemented with " .
    "gate $lab_op{$lab}\n";
}
close FILE;
```

76

Robert Dick

Advanced Digital Logic Design

Python code example

```
# Make sure number of args is correct
if len(sys.argv) < 3:
    print 'Usage: lookup-gate.py [library] [file]'
    sys.exit(0)
lib, file = sys.argv[1:]
lab_op = dict();
```

78

Robert Dick

Advanced Digital Logic Design

Python code example


```
# Read in library
fl = open(lib)
for ln in fl.readlines():
    m = re.match('~GATE\s+"([~"]+)\s+\d+\s+(.+)$', ln)
    if m:
# Put the data into a hash map
        label, op = m.group(1, 2)
        lab_op[label] = op
fl.close()
```

79

Robert Dick

Advanced Digital Logic Design

Back to implementation technologies What is this?



Python code example


```
# Loop on input file
fl = open(file)
for ln in fl.readlines():
# Chop up the line on whitespace
    ln_ar = ln.split()
    if len(ln_ar) == 3:
# Grab the node and label
        node, lab = ln_ar[:2]
# Look it up in the hash map and display the results
        print 'Node %s implemented with gate %s' % (node, lab_op[
fl.close()
```

80

Robert Dick

Advanced Digital Logic Design

What is this?




82

Robert Dick

Advanced Digital Logic Design

Active-high 2:4 decoder/demultiplexer




84

Robert Dick

Advanced Digital Logic Design

Dangers when implementing with TGs




What if an output is not connected to any input?

86

Robert Dick

Advanced Digital Logic Design

Active-low 2:4 decoder/demultiplexer




85

Robert Dick

Advanced Digital Logic Design

Consider undriven inverter inputs




87


Robert Dick

Advanced Digital Logic Design


Dangers when implementing with TGs



Demultiplexer




Demultiplexers as building blocks




Generate minterm based on control signals


Demultiplexers as building blocks



Set all outputs



TG decoder/demultiplexer implementation



Consider alternative paths


Example function

$$F_1 = \bar{A}\bar{B}CD + \bar{A}B\bar{C}D + ABCD$$


$$F_2 = AB\bar{C}\bar{D} + ABC = AB\bar{C}\bar{D} + ABC\bar{D} + ABCD$$

$$F_3 = \bar{A} + \bar{B} + \bar{C} + \bar{D} = \bar{A}\bar{B}\bar{C}\bar{D}$$

Implementation of 32:1 MUX



1:32 demultiplexer



96

Robert Dick

Advanced Digital Logic Design

Summary

- Q&A
- PALs/PLAs
- Review, Q&A on MOS transistors
- Multiplexers, Demultiplexers
- Transmission gates
- Perl/Python

98

Robert Dick

Advanced Digital Logic Design

Next lecture


- ROMs
- Multilevel logic minimization
- Review: NAND/NOR implementation

101

Robert Dick

Advanced Digital Logic Design

Multiple I/O circuit



97

Robert Dick

Advanced Digital Logic Design

Homework

Recommended reading

- M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, fourth edition, 2008
- Chapters 3 and 4

Lab two

Espresso and SIS logic minimization

100

Robert Dick

Advanced Digital Logic Design