Advanced Digital Logic Design - EECS 303

Robert Dick Teacher: Office: L477 Tech

Email: dickrp@northwestern.edu 847-467-2298



Reason for prime compatibles

Consider the following maximal compatibles

AB BC

 CD

 $\mathsf{BE} \to \mathsf{BC}$

Registers and counters

- Once you understand flip-flops and FSM design, registers and counters are easy
- Shift registers can shift contents left or right
- Registers
 - Commonly a group of D flip-flops written and read simultaneously
- Counters

 - FSMs that have only a clock inputCan count up or down in some binary number system
 - Can also cyclicly shift a one through flip-flops (ring counter)

Synchronous vs. asynchronous design

- Synchronous design makes a lot of problems disappear
- Glitches not fatal
- FSM design easier
- However, things are likely to change soon

Minimization of incompletely specified FSMs

NS(0) NS(1) OUT A B X C 1 В 1 C Χ D 0


Minimization stages

- State table
- Implication chart
- Maximal cliques (for larger problems)
 - Largest fully connected subgraphs
- Maximal compatibles
- Prime compatibles
- Binate covering

Multiple-output pseudo-NFAs

- Similar to standard NFAs
- Have multiple accept states
- Simple translation to Moore machines
- Going from DFAs to Mealy machines is more complicated

Future SOC clocking and communication




clock pro**ble SdQ N**ge


Globally asynchronous, locally synchronous (GALS)

- Complete flexibility in region frequencies
- Reputation for inefficient communication
- However, results always improving
- Asynchronous circuits traditionally skipped
- However, you will encounter them in interface circuits and are likely to encounter them more and more frequently
- Asynchronous design likely to become increasingly important


Synchronous system




Asynchronous machine block diagram



Incorrect asynchronous assignment



Synchronous vs. asynchronous FSMs



Differences from synchronous circuits

- Avoid critical races (more later)
- Avoid glitches
- State can be a function of input as well as state variables
- May need to do state splitting

Asynchronous FSM state assignment

- For synchronous FSMs, state assignment impacts area and power consumption
- For asynchronous FSMs, incorrect state assignment results in incorrect behavior
- A race is a condition in which the behavior of the circuit is decided by the relative switching speeds of two state variables
- An asynchronous FSM with races will not behave predictably
- Avoid critical races, races which result in different end states depending on variable change order

Asynchronous FSM state assignment


01 01 01 0 10 10 10 11 00 11 Consider 00 → 11 transition

- Becomes trapped in 01 or 10
- Which one?
 - Random

Registers and counters
Asynchronous finite state machines

Synchronous vs. asynchronous design State assignment

Asynchronous FSM adjacency



22

Advanced Digital Logic Design

Review of state minimization Registers and counters synchronous finite state machines Synchronous vs. asynchronous desigr State assignment

Asynchronous FSM adjacency

- \bullet f adjacent to g, h, and i
- ullet g adjacent to f and i
- h adjacent to f and i
- \bullet i adjacent to f, g, and h
- Four states $\rightarrow \lceil \lg(4) \rceil = 2$ state variables
- However, in 2D space, each point is adjacent to only two others
- Need at least 3D

Robert Di

Advanced Digital Logic Design

Registers and counters Asynchronous finite state machines synchronous vs. asynchronous design state assignment

Asynchronous FSM adjacency


- Need all adjacent states in AFSM to be adjacent
- ullet i to f transition could be trapped in g!
- What to do for a graph with too many connections?
- Split states and hop through some states to reach others

Robert Dic

Advanced Digital Logic Design

Review of state minimizatio Registers and counter Synchronous vs. asynchronous de State assignment

Asynchronous FSM adjacency



Registers and counters
Asynchronous finite state machines

synchronous vs. asynchronous design State assignment

Asynchronous FSM adjacency


- Two input bits
- When a particular input leads to a state, maintaining that input should generally keep one in the state
 - E.g., 01 for g
- Will show exception later

Robert Dick Adva

Review of state minimization Synchronous

Synchronous vs. asynchronous design State assignment

Asynchronous FSM adjacency




Robert D

Advanced Digital Logic Design

Review of state minimization Registers and counters Synchronous vs. asynchronous design State assignment

Asynchronous FSM adjacency



Robert Dick

Advanced Digital Logic Design

Review of state minimization Registers and counters Synchronous vs. asynchronous des


AFSM synthesis redundancy

- Even if AFSM has a fully connected adjacent state assignment there are still additional complications
- State variables must have stable transitions
- E.g., for a SOP implementation, every state pair that is connected in the state transition graph must me covered by at least one cube
- Hazards may cause incorrect operation for AFSMs

k Advanced Digital Logic Design

AFSM transition stability

Given that f(a, b, c) is a state variable



Debouncing

- Recall previous method of debouncing switch
- \bullet Consider SPDT (single pole, double throw) switch
- Pull-up/Pull-down resistors?
- Latches?

AFSM design example

- Design a two-input machine (LM)
 - Output 1 iff L is low and M was high at some time during most recent L high period

 - Output 0 otherwise
 Let's build two AFSMs to solve this problem
 - One will use global feedback
 - One will use RS latches

State table

Present		Output			
State	00	01	10	11	
S ₀ S₁	S ₀	S ₁	S_2	S_3	1
S ₁	S_0	S_3	S ₁	S_5	0
S_2	S ₁	S_3	S_2	S_4	1
S ₂ S ₃ S ₄	S ₁	S_0	S_4	S_5	0
S_4	S	S ₁	S	S_5	1
S ₅	S ₁	S_4	S_0^-	S_5	0

AFSM design summary


- AFSMs immediately react to input changes
- No need to worry about clock
- However, design more complicated
- Unstable states must have appropriate (no glitches) outputs
- Adjacent states must have adjacent assignments
- Glitches on state variables may be fatal

Glitches on state variables in AFSMs


- Can uses latches in similar way
- Additional advantage: Separate sequential and combinational logic. feedback requirements reduced
- Disadvantage: May require more logic
- Consider the example

Multiple input example

Initial multiple input FSM state diagram



Implication chart



Simplified state table

Present		Output			
State	00	01	10	11	
S_6	S_6	S_1	S_2	S_7	1
S_1	S ₆	S_7	S_1^-	S_7	0
S_2	S_1	S_7	S_2	S_6	1
S ₇	S₁	S_6	S_6	S_7	0

39 Robert Dick Advanced Digital Logic Design