Advanced Digital Logic Design - EECS 303

Teacher: Robert Dick Office: Email: L477 Tech dickrp@northwestern.edu

Phone: 847-467-2298



Software oriented specification languages

- ANSI-C
- SystemC
- Other SW language-based

SystemC

Advantages

- Support from big players
 - Synopsys, Cadence, ARM, Red Hat, Ericsson, Fujitsu, Infineon Technologies AG, Sony Corp., STMicroelectronics, and Texas Instruments
- Familiar for SW engineers

${\sf Disadvantages}$

- Extension of SW language
 - Not designed for HW from the start
- Compiler available for limited number of SW processors
 - New

Graph-based specification languages

- Dataflow graph (DFG)
- Synchronous dataflow graph (SDFG)
- Control flow graph (CFG)
- Control dataflow graph (CDFG)
- Finite state machine (FSM)
- Petri net
- Periodic vs. aperiodic
- Real-time vs. best effort
- Discrete vs. continuous timing
- Example from research

System design languages

- Software-oriented languages
- Graph-based languages
- Hardware-oriented languages

ANSI-C

Advantages

- Huge code base
- Many experienced programmers
- Efficient means of SW implementation
- Good compilers for many SW processors


Disadvantages

- Little implementation flexibility
 - Strongly SW oriented
 - Makes many assumptions about platform
- Poor support for fine-scale HW synchronization

Other SW language-based

- Numerous competitors
- Numerous languages
 - ANSI-C, C++, and Java are most popular starting points
- In the end, few can survive
- SystemC has broad support

Dataflow graph (DFG)



- Nodes are tasks
- Edges are data dependencies
- Edges have communication
- Used for digital signal processing (DSP)
- Often acyclic when real-time
- Can be cyclic when best-effort


System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

Software-oriented specification languages
Graph-based specification languages
Handware griented specification languages

Control flow graph (CFG)



- Nodes are tasks
- Supports conditionals, loops
- No communication quantities
- SW background
- Often cyclic

Control dataflow graph (CDFG)

Supports conditionals, loops

- Supports communication quantities
- Used by some high-level synthesis algorithms


Robert Dic

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles

Software-oriented specification languages
Graph-based specification languages
Hardware-oriented specification languages

Finite state machine (FSM)



14

Robert Dick

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles

Software-oriented specification languages Graph-based specification languages

Design representations

- VHDL
- Verilog

Advanced Digital Logic Desig

System specification languages
Brief introduction to VHDL
HDL sequential system design and specification styles
Homework

Software-oriented specification languages Graph-based specification languages Hardware-oriented specification language

Finite state machine (FSM)

	input	
	0	1
00	10	00
01	01	00
10	00	01
11	10	00
current	next	

- Normally used at lower levels
- Difficult to represent independent behavior
 - State explosion
- No built-in representation for data flow
 - Extensions have been proposed
- Extensions represent SW, e.g., co-design finite state machines (CFSMs)

Advanced Digital Logic Designation

System specification languages
Brief introduction to VHDL
ntial system design and specification styles

oftware-oriented specification languages raph-based specification languages ardware-oriented specification languages

VHDL

Advantages

- Supports abstract data types
- System-level modeling supported
- Better support for test harness design

${\sf Disadvantages}$

- Requires extensions to easily operate at the gate-level
- Difficult to learn
- Slow to code

Robe

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

Software-oriented specification languages Graph-based specification languages Hardware-oriented specification languages

Verilog

Advantages

- Easy to learn
- Easy for small designs

Disadvantages

- Not designed to handle large designs
- Not designed for system-level

Robert

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
DL sequential system design and specification styles
Homework

Software-oriented specification languages Graph-based specification languages Hardware-oriented specification language

Verilog vs. VHDL

- March 1995, Synopsys Users Group meeting
- Create a gate netlist for the fastest fully synchronous loadable 9-bit increment-by-3 decrement-by-5 up/down counter that generated even parity, carry, and borrow
- ullet 5 / 9 Verilog users completed
- $\, \bullet \,$ 0 / 5 VHDL users completed

Does this mean that Verilog is better?

Maybe, but maybe it only means that Verilog is easier to use for simple designs. VHDL has better system-level support.

Robert Dick Advanced Digital Logic Design 20

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles

Software-oriented specification languages Graph-based specification languages Hardware-oriented specification languages

Active HDL debate

- Synopsys CEO pushes System Verilog
 No new VHDL project starts
- However, many FPGA designers prefer VHDL
- Many places replacing ASICs with FPGAs
- A lot of controversy recently
 - End result unknown



System-level representations summary

- No single representation has been decided upon
- Software-based representations becoming more popular
- System-level representations will become more important
- Substantial recent changes in the VHDL/Verilog argument



- VHDL designed to model any digital circuit that processes or stores information
- Model represents relevant information, omits irrelevant detail
- $\bullet \ \, \mathsf{Should} \ \mathsf{support}$
 - Specification of requirements
 - Simulation
 - Formal verification
 - Synthesis



Functional and structural specification

- VHDL capable of functional and structural specification
- Functional: What happens
- Structural: How components are connected together
- Supports different levels, from algorithmic to gate

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

oftware-oriented specification languages raph-based specification languages lardware-oriented specification languages

VHDL

- We'll be introducing VHDL
- This will be helpful for later courses
- This course will only introduce the language
- If you know VHDL and C, learning Verilog will be easy
- Still has better support for system-level design
- Learn VHDL now but realize that you will probably need to know more than one system design language in your career, e.g., System Verilog, SystemC, or both



- This is an overview and introduction only!
 - You may need to use reference material occasionally
- VHDL basics
- Interface
- Architecture body
- Process
- Signal assignment and delay models
- Sequential statements

```
System specification languages.

System specification languages.

Brief introduction to 490s.

VHDL sequential system design and systemic and system the system of the sys
```

- Very High Speed Integrated Circuits (VHSIC)
- VHSIC Hardware Description Language (VHDL)
 - Model digital systems
 - Simulate the modeled systems
 - Specify designs to CAD tools for synthesis
- VHDL provides a blackboard for designing digital systems
- An initial design is progressively expanded and refined

```
System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification syles
Homework

Example functional specification

Advanced Digital Logic Design

WHDL background and overview
Signals and siming
Control structures
Engages
Test benches
```

```
entity XOR2_OP is
-- IO ports
port (
    A, B : in bit;
    Z : out bit
);
end XOR2_OP;
-- Body
architecture EX_DISJUNCTION of XOR_OP2 is
begin
    Z <= A xor B;</pre>
```

end EX_DISJUNCTION;

VHDL interface and body

A VHDL entity consists of two parts

- Interface denoted by keyword entity
 - Describes external view
- Body denoted by keyword architecture
 - Describes implementation

Body

- Architecture body describes functionality
- Allows for different implementations
- Can have behavioral, structural, or mixed representations

Data types

- The type of a data object defines the set of values that object can assume and set of operations on those values
- VHDL is strongly typed
 - · Operands not implicitly converted
- Four classes of objects
 - Occupants
 - ② Variables
 - 3 Signals
 4 Files

Variable declaration

- The value of a variable can be changed
- variable [identifier] [type] (:= [expression])
- Examples
 - variable index: integer := 0;
 - variable sum, average, largest : real;
 - $\bullet \ \ \mathsf{variable} \ \mathsf{start}, \ \mathsf{finish} : \ \mathsf{time} := 0 \ \mathsf{ns}; \\$

ystem specification languages
Brief introduction to VHDL
legion and specification styles

Interface

```
entity [identifier] is
port ([name]: in/out/inout bit/[type]);
end [identifier];
-- lines beginning with two dashes are comments
```

Body

architecture [identifier] of [interface identifier] is begin [code] end [identifier];

Brief introduction to VHDL Constants

- The value of a constant cannot be changed
- constant [identifier] : [type] (:= expression)
- Examples
 - $\bullet \ \, \text{constant number_of_bytes} : \ \, \text{integer} := 4; \\$
 - constant prop_delay: time:= 3ns;
 constant e: real:= 2.2172;

Variable assignment

- Once a variable is declared, its value can be modified by an assignment statement
- $\bullet \ ([\mathsf{label}] :) \ [\mathsf{name}] := [\mathsf{expression}];$
- Examples
 - program_counter := 0:
 - index := index + 1;
- Variable assignment different from signal assignment
- A variable assignment immediately overrides variable with new value
- A signal assignment schedules new value at later time

ystem specification languages
Brief introduction to VHDL
lesion and specification styles

Scalar types

- Variable can only assign values of nominated type
- Default types: integer, real, character, boolean, bit
- User defined types: type small_int is range 0 to 255;
- Enumerated types: type logiclevel is (unknown, low, driven, high);

Operators

Operation exponentiation absolute value Operand types integer, real numeric Operator ** abs *, /, mod, rem
and, nand, or, nor, xor, xnor, not mult, div, modulus, remainder logical ops sll, srl, sla,sra +, -=, / =, <, <=, >, >=

integer, real bit, boolean, or 1-D array Shift left/right add, subtract equal, greater 1-D array of bit/boolean integer, real scalar

VHDL simulator

Sequential statements

• Sequential statements of various types are executed in sequence within each VHDL process

- Variable statement
 - [variable] := [expression];
- Signal Assignment
- If statement
- Case statement
- Loop statement
- Wait statement

ystem specification languages
Brief introduction to VHDL
legion and specification styles

Sub-types

- A type defines a set of values
- Sub-type is a restricted set of values from a base type
 - subtype [identifier] is [name] range [simple expression] to/downto [simple expression]
- Examples
 - subtype small_int is integer range -128 to 127;
 - subtype bit_index is integer range 31 downto 0;

VHDL modeling concepts

- Meaning is heavily based on simulation
- A design is described as a set of interconnected modules
- A module could be another design (component) or could be described as a sequential program (process)

Brief introduction to VHDL Process statements

```
[process label]: process
-- declarative part declares functions, procedures, -- types, constants, variables, etc.
begin
-- Statement part
sequential statement;
sequential statement;
-- E.g., Wait for 1 ms; or wait on ALARM_A;
wait statement:
sequential statement;
wait statement;
end process;
```

Variable and sequential signal assignment

- Variable assignment
 - New values take effect immediately after execution variable LOGIC_A, LOGIC_B : BIT; $LOGIC_A := '1';$ $LOGIC_B := LOGIC_A;$
- Signal assignment
 - New values take effect after some delay (delta if not specified)

signal LOGIC_A : BIT; $LOGIC_A <= '0';$ $LOGIC_A <= '0'$ after 1 sec;

 $LOGIC_A \le '0'$ after 1 sec, '1' after 3.5 sec;

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification system

VHDL background and overview Signals and timing Control structures Examples

Signal declaration and assignment

- Signal declaration: Describes internal signal
- ullet signal [identifier] : [type] [:= expression]
- Example: signal and_a, and_b : bit;
- Signal Assignment: name <= value_expression [after time_expression];
- Example: y <= not or_a_b after 5 ns;
- This specifies that signal y is to take on a new value at a time 5 ns later statement execution.
- Difference from variable assignment, which only assigns some values to a variable

System specification languages

System specification languages

WHDL background and Signals and timing

Transport delay model

- Under this model, ALL input signal changes are reflected at the output
- SIG_OUT <= transport not SIG_IN after 7 ns;

50 Robert Dick Advanced Digital Logic Design

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

Homework

Signals and timing
Control structures
Examples
Test benches

Case statement

Example of an ALU operation

case func is
when pass1 =>
 result := operand1;
when pass2 =>
 result := operand2;
when add =>
 result := operand1 + operand2;
when subtract =>
 result := operand1 - operand2;
end case;

Robert I

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

VHDL background and overview Signals and timing Control structures Examples

For

for identifier in range loop
 [sequential statements]
end loop;

for count in 0 to 127 loop
 count_out <= count;
 wait for 5~ns;
end loop;

for i in 1 to 10 loop
 count := count + 1;
end loop;</pre>

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

'HDL background and overview ignals and timing ontrol structures xamples

Inertial delay model

- Reflects inertia of physical systems
- \bullet Glitches of very small duration not reflected in outputs
 - Logic gates exhibit low-pass filtering
- SIG_OUT <= not SIG_IN after 7 ns -implicit
- \bullet SIG_OUT <= inertial (not SIG_IN after 7 ns)

49 Robert Dick Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
Signals and timing

If statement

```
if [boolean expression] then
    [sequential statement]
elsif [boolean expression] then
    [sequential statement]
else
    [sequential statement]
endif;

if sel=0 then
    result <= input_0; -- executed if sel = 0
else
    result <= input_1; -- executed if sel = 1
endif;</pre>
```

JOSEPH DICK AUVAINCE

System specification languages
Brief introduction to VHDL
equential system design and specification styles

VHDL background and overview Signals and timing Control or Evanuation

While

```
while condition loop
   [sequential statements]
end loop;

while index > 0 loop
   index := index -1;
end loop;
```

Robert Dick Advanced Digital Logi

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

Homework

VHDL background and overview Signals and timing Control structures Examples

Wait statement

- A wait statement specifies how a process responds to changes in signal values.
 - wait on [signal name]
 - wait until [boolean expression]
 - wait for [time expression]

Robert Dick Advanced Digital Logic Design 56

Advanced Digital Logic Design

```
System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles
```

Wait statement example

wait on a, b;

end process;

```
VHDL background and overview
Signals and timing
Control structures
Examples
Test benches
```

```
half_add: process is
begin
    sum <= a xor b after T_pd;
    carry <= a and b after T_pd;</pre>
```

```
57 Robert Dick Advanced Digital Logic Design
```

Clock generator

```
clock_gen: process (clk) is
begin
  if clk = '0' then
     clk <= '1' after T_pw, '0' after 2*T_pw;
  endif;
end process clock_gen;</pre>
```

```
60 Robert Dick Advanced Digital Logic Design
```

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

Homework

VHDL background and overview Signals and timing Control structures Examples

XOR2 functional example

62 Robert Dick Advanced Digital Logic Des

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

Homework

Signals and timing Control structures Examples Test benches

XOR3 structural example

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

HDL background and overview ignals and timing ontrol structures xamples

Equivalent process sensitivity list

```
half_add: process (a,b) is
begin
    sum <= a xor b after T_pd;
    carry <= a and b after T_pd;
end process;</pre>
```

```
System specification languages
System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification syles
Homework

MUX example

Advanced Digital Logic Design

WHDL background and overview
Signals and timing
Signals and timing
Signals and timing
Tast benches

Test benches
```

```
mux: process (a, b, sel) is
begin
  case sel is
  when '0' =>
   z <= a after prop_delay;
  when '1' =>
   z <= b after prop_delay;
end process mux;</pre>
```

```
61 Robert Dick Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
VHDL background and overview
Signals and timing
Control structures
Examples
```

```
-- Body
architecture EX_DISJUNCTION of XOR2_OP is
begin
    z <= a xor b;
end EX_DISJUNCTION;</pre>
```

XOR2 functional example (cont.)

```
63 Robert Dick Advanced Digital Logic Design
```

```
System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework
Homework
Test benches
```

XOR3 structural example (cont.)

```
VHDL sequential system design and specification styles
```

VHDL background and overview Signals and timing Control structures Examples

Test bench for XOR2

```
entity test_bench is
end;

architecture test1 of test_bench is
signal a, b, z : BIT := '0';
component XOR2_OP
port (a, b: in BIT; z : out BIT);
end component;
for U1: XOR2_OP use
    entity work.XOR2_OP(EX_DISJUNCTION);
begin
U1: XOR2_OP port map (a, b, z);
```

Robert

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

VHDL background and overview Signals and timing Control structures

Test bench for XOR3

```
architecture test2 of test_bench is
signal a, b, c, z : BIT := '0';
component XOR3_OP
port (a, b, c: in BIT; z : out BIT);
end component;
for U1: XOR3_OP use
    entity work.XOR3_OP(DISJ_STRUCT);
begin
U1: XOR3_OP port map (a, b, c, z);
```

Robert

Advanced Digital Logic Design

Brief introduction to VHDL

VHDL sequential system design and specification styles

Homework

VHDL background and overview Signals and timing Control structures

Test bench for XOR3 (cont.)

R

Advanced Digital Logic Design

Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

Sequential system design Behavior and structural specificatio

Introduction to VHDL sequential system design

- Fundamental meaning of state variables
- \bullet AFSM solution to latch problem
- Use of asynchronous reset
- Multiple output sequence detector
- Multi-output pattern recognizers
- Laboratory four walk-through
- VHDL examples

System specification languages

Brief introduction to VHDL

VHDL sequential system design and specification styles

/HDL background and overview signals and timing Control structures Examples Fest benches

Test bench for XOR2 (cont.)

```
input_changes: process
begin
a <= '0' after 0 ns,
'1' after 10 ns;
b <= '0' after 0 ns,
'1' after 5 ns,
'0' after 10 ns,
'1' after 15 ns;
wait;
end process;
end test1;</pre>
```

Robert

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification systems

VHDL background and overview Signals and timing Control structures

Test bench for XOR3 (cont.)

```
a_change: process
begin loop
    a <= '0';
    wait for 5 ns;
    a <= '1';
    wait for 5 ns;
end loop;
end process;</pre>
```

Robe

Advanced Digital Logic Desig

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles

VHDL background and overview Signals and timing Control structures

Test bench for XOR3 (cont.)

Robert Dic

dvanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

Sequential system design

Fundamental meaning of state variables

- They are not remembering something specific about the inputs
- Every state transition is a function of the current state and input only
- However, multiple cycles of memory are possible because the current state is a function of the state before it
- When designing an FSM, consider the meaning of each state
- Example: Design a recognizer for any sequence that ends with 01 and observed 1101 at any time.

Advanced Digital Logic Design 76 Robert Dick Adva

Lab assignment four

- Use VHDL to specify and synthesize a FSM
- Design a pattern recognizer FSM
- Specify it in VHDL
- Simulate it with Mentor Graphics ModelSim
- Synthesize it with Synopsys Design Compiler

• If the last two inputs were 00, G is high • If the last three inputs were 100, H is high

Multiple-output sequence detector

Lab example body

```
architecture STATE_MACHINE of RECOG is
          type state_type is (s0, s1, s2, s3);
signal ps, ns : state_type;
          begin
          STATE: process (reset, clk)
          begin
                    if (reset = '1') then
                             ps <= s0;
                    elsif (clk'event and clk = '1') then
    ps <= ns;
end if;</pre>
          end process STATE;
```

Lab example body

```
when s2 =>
                case a is
                     when '0' => ns <= s2;
when '1' => ns <= s3;
                end case;
           when s3 =>
                case a is

when '0' => ns <= s1;
when '1' => ns <= s0;
                end case:
end process NEW_STATE;
```

Test bench

```
entity test_bench is
end;
architecture test_recog of test_bench is
signal clk, input, reset, output : bit := '0';
component RECOG
port (clk, a, reset: in bit; h : out bit); end component;
for U1: RECOG use entity work.RECOG(STATE_MACHINE);
begin
U1: RECOG port map (clk, input, reset, output);
```

Lab example interface

```
entity RECOG is
       port (
                clk, a, reset: in bit;
                h: out bit
       ):
end RECOG:
```

Lab example body

```
NEW_STATE: process (ps, a)
begin
    case ps is
         when s0 =>
             case a is
when '0' => ns <= s1;
                  when '1' => ns <= s0;
              end case;
         when s1 =>
              case a is
                 when '0' => ns <= s2;
when '1' => ns <= s0;
```

Brief introduction to VI-VHDL sequential system design and specification st

Lab example body

```
OUTPUT: process (ps)
        begin
                 case ps is
                          when s0 \Rightarrow h \Leftarrow '0';
                          when s1 => h <= '0';
                          when s2 => h <= '0';
                          when s3 => h <= '1';
                 end case;
        end process OUTPUT;
end STATE_MACHINE;
```

Robert Dick Advanced Digital Logic Designation

```
System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles
```

Sequential system design
Behavior and structural specification

Test bench

Rober

Advanced Digital Logic Design

System specification languages Brief introduction to VHDL VHDL sequential system design and specification styles

Sequential system design Behavior and structural specificati

Test bench

```
INPUT_CHANGE: process
begin

input <=
'0' after 5 ns,
'1' after 15 ns,
'0' after 25 ns,
'0' after 35 ns,
'1' after 45 ns,
'0' after 55 ns,
'1' after 45 ns,
'0' after 55 ns,
'1' after 65 ns,
'1' after 75 ns,
'0' after 95 ns,
'0' after 95 ns,
'0' after 105 ns,
'1' after 115 ns;
wait;
end process INPUT_CHANGE;
```


Robe

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles

Sequential system design

Optimized implementation



89

Robert Dic

Advanced Digital Logic Desig

System specification languages Brief introduction to VHDL VHDL sequential system design and specification styles

Sequential system design

Behavior and structural specificatio

Detail of specification

- Could manually specify states
- Could describe entire circuit's connectivity
- \bullet Abstract specifications allow synthesis software more freedom
 - Have more potential for automatic optimization
- Detailed specification doesn't rely on as much intelligence in synthesis

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification styles

Sequential system design
Sehavior and structural specification

Test bench


Robert

Advanced Digital Logic Design

Brief introduction to VHDL
VHDL sequential system design and specification styles
Homework

equential system design Behavior and structural specification

Timing diagram



Robert Dick

Advanced Digital Logic Design

System specification languages
Brief introduction to VHDL
VHDL sequential system design and specification system

Sequential system design

Behavioral and structural specification

- Can either specify behavior or structure of circuit
- May use both styles in a single design
- Also have control over detail of specification
- For example, can keep states abstract and allow synthesis tool to do assignment

Robert Dic

dvanced Digital Logic Design

System specification language Brief introduction to VHD VHDL sequential system design and specification style Homewor Sequential system design

VHDL behavioral modeling example

```
architecture primitive of and_or_inv is
signal and_a, and_b, or_a_b : bit;
begin
and_gate_a : process (a1,a2) is
begin
    and_a <= a1 and a2;
end process and_gate_a;
and_gate_b : process (b1,b2) is
begin
    and_b <= b1 and b2;
end process and_gate_b;</pre>
```

Rob

Robert Dick

Advanced Digital Logic Design

rt Dick Advanced Di

Advanced Digital Logic Design

Behavioral modeling example (cont.)

```
or_gate: process (and_a, and_b) is
begin
   or_a_b <= and_a or and_b;
end process or_gate;
inv : process (or_a_b) is
begin
   y <= not or_a_b;
end process inv;
end architecture primitive;
```

Memory specification

```
memory: process is
  type memory_array is array (0 to 2**14 - 1) of word;
  variable store: memory_array := ();
begin
       wait until mem_read = 1 or mem_write = 1;
       if mem_read = 1 then
    read_data <= store(address/4);
    mem_ready <= 1;</pre>
            wait until mem_ready = 0;
       else
              . --- perform write access;
 end process memory;
```

Example of component instantiation

We can then perform a component instantiation as follows assuming that there is a corresponding architecture called "fpld" for the entity.

```
main_mem_cont : entity work.DRAM_controller(fpld)
port map(rd=>cpu_rd, wr=>cpu_wr,
   mem=>cpu_mem, ready=>cpu_rdy,
   ras=>mem_ras, cas=>mem_cas, we=>mem_we);
```

VHDL synthesis quirks

- Another possible mistake \bullet y <= a or b or c and d;
- Instead write as
 - $y \le (a \text{ or } b) \text{ or } (c \text{ and } d);$

Sequential system design Behavior and structural specification

High-level algorithmic specification

```
cpu: process is
  variable instr_reg, PC : word;
 begin
     loop
          address <= PC:
          mem_read <= 1;
        wait until mem_ready = 1;
PC := PC + 4; -- variable assignment, not a signal;
--- execute instruction
     end loop;
end process cpu;
```

Example of component instantiation

Structural specification requires connecting components

```
entity DRAM controller is
port (rd, wr, mem: in bit;
ras, cas, we, ready: out bit);
end entity DRAM_controller;
```

VHDL synthesis quirks

- Given a statement
 - $y \le a + b + c + d$;
- ullet Synthesis tool will create a tree of adders by adding a + b, then adding to c, and then to c;
- Instead if specified as
 - $y \le (a + b) + (c + d);$
- The synthesis tool will be forced to synthesize a tree of depth 2 by adding (a+b), and (c+d) in parallel, then adding results together.

Reading assignment

- Zvi Kohavi. Switching and Finite Automata Theory. McGraw-Hill Book Company, NY, 1978
- Chapter 11

Next lecture

- More on VHDL
- Introduction to asynchronous FSM design

Robert Dick Advanced Digital Logic Design