


Robert Dick

ed Digital Logic


Given an n-bit number in which d_i is the *i*th digit, the number is $\sum_{i=1}^n 2^{i-1} d_i$

Robert Dick Advanced Digital Logic



- Three major schemes
 - Sign and magnitude
 - One's complement
 - Two's complement

- Four-bit machine word
- 16 values can be represented
- Approximately half are positive
- Approximately half are negative





Robert Dick

ced Digital Logic

- Two representations for zero
- What is the range for such numbers?
- Range: $[-2^{n-1}+1, 2^{n-1}-1]$

- How is addition done?
- If both numbers have the same sign, add them like unsigned numbers and preserve sign
- If numbers have differing signs, subtract smaller magnitude from larger magnitude and use sign of large magnitude number

• Consider 5 + -6

One's compliment

- Note that signs differ
- ${\ensuremath{\,\circ\,}}$ Use magnitude comparison to determine large magnitude: 6-5
- Subtract smaller magnitude from larger magnitude: 1


Robert Dick

 $\bullet~$ Use sign of large magnitude number: -1

20 Robert Dick	Advanced Digital Logic Design
Addition and subtraction Multiplication Homework	Overview Number systems Adders
Direct subtraction	

Consider subtracting 5 (0101) from 6 (0110)

- Note that this operation is different from addition
- Sign and magnitude addition is complicated



Addition and subtraction	Overview
Multiplication	Number systems
Homework	Adders
One's compliment	

Robert Dick Advanced Digital Logic Design

- If negative, complement all bits
- Addition somewhat simplified
- Do standard addition except wrap around carry back to the 0th bit
- · Potentially requires two additions of the whole width Slow



Consider adding -5 (1010) and 7 (0111)


	1	1	1	1
	1	0	1	0
+	0	1	1	1
	0	0	01	10

ed Digital Logic Design

24 Robert Dick	Advanced Digital Logic Design
Addition and subtraction Multiplication Homework	Overview Number systems Adders
Two's complement	

Robert Dick Advanced Digital Logic

- To negate a number, invert all its bits and add 1
- Like one's complement, however, rotated by one bit
- Counter-intuitive
 - However, has some excellent properties



Two's complement addition

• Only one zero

- Leads to more natural comparisonsOne more negative than positive number
- This difference is irrelevant as n increases
- Substantial advantage Addition is easy!

- Consider adding -4 (1100) and 6 (0110)

1	28 Robert Dick	Advanced Digital Logic Design	29 Robert Dick	Advanced Digital Logic Design
	Addition and subtraction Multiplication Homework	Overview Number systems Adders	Addition and subtraction Multiplication Homework	Overview Number systems Adders
	Two's complement		Two's complement overflow	

- No looped carry Only one addition necessary
- $\bullet\,$ If carry-in to most-significant bit \neq carry-out to most-significant bit, overflow occurs
- What does this represent?
- Both operands positive and have carry-in to sign bit
- Both operands negative and don't have carry-in to sign bit

а	b	cin	cout
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1
	0 0 0 1 1 1	0 0 0 0 0 1 0 1 1 0 1 0 1 0 1 1	$\begin{array}{ccccc} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$

Robert Dick

Advanced Digital Logic Des

Addition and subtraction	Overview
Multiplication	Number systems
Homework	Adders
Half adder review	

Robert Dick Advanced Digital Logic Design

For two's complement, don't need subtracter

	A	B	cout	sum
	0	0	0	0
	0	1	0	1
	1	0	0	1
	1	1	1	0
cout = AB				
$sum = A \oplus B$				


33 Robert Dick	Advanced Digital Logic Design
Addition and subtraction Multiplication Homework	Overview Number systems Adders
Full adder review	

Need to deal with carry-in					
В	cin	cout	sum		
0	0	0	0		
0	1	0	1		
1	0	0	1		
1	1	1	0		
0	0	0	1		
0	1	1	0		
1	0	1	0		
1	1	1	1		
	B 0 1 1 0 0 1	B cin 0 0 1 0 1 1 0 0 1 1 0 0 1 1	B cin cout 0 0 0 0 1 0 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 1		

Robert Dick Advanced Digital Logic D

Addition and subtraction Multiplication Homework

Half adder review




34	Robert Dick	Advanced Digital Logic Design
	Addition and subtraction Multiplication Homework	Overview Number systems Adders
Full adder		

 $sum = A \oplus B \oplus cin$ cout = AB + A ci + B ci


Robert Dick

ced Digital Logic


Cascaded full-adders



Full adder standard implementation







 $AB + ci(A \oplus B) = AB + B \ ci + A \ ci$


Addition and subtraction	Overview
Multiplication	Number systems
Homework	Adders
Ripple-carry delay analysis	

Robert Dick Advanced Digital Logic D

- The critical path (to *cout*) is two gate delays per stage
- Consider adding two 32-bit numbers
- 64 gate delays
 - Too slow!
- Consider faster alternatives



Adder/subtracter



Carry lookahead adder

- Carry generate: G = AB
- Carry propagate: $P = A \oplus B$
- Represent sum and cout in terms of G and P

41 Robert Dick	Advanced Digital Logic Design
Addition and subtraction Multiplication Homework	Overview Number systems Adders
Carry lookahead adder	


Addition and subtraction	Overview
Multiplication	Number systems
Homework	Adders
Carry lookahead adder	

$sum = A \oplus B \oplus cin$ $= P \oplus cin$
$cout = AB + A cin + B cin$ $= AB + cin(A + B)$ $= AB + cin(A \oplus B)$
= G + cin P


Robert Dick Advar

Flatten carry equations $\begin{aligned} & cin_1 = G_0 + P_0 \ cin_0 \\ & cin_2 = G_1 + P_1 \ cin_1 = G_1 + P_1G_0 + P_1P_0 \ cin_0 \\ & cin_3 = G_2 + P_2 \ cin_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0 \ cin_0 \\ & cin_4 = G_3 + P_3G_3 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0 \ cin_0 \\ & \text{Each } cin \text{ can be implemented in three-level logic} \end{aligned}$

Robert Dick Advanced Digital Logic



Carry lookahead adder



Carry lookahead

- No carry chain slowing down computation of most-significant bit • Computation in parallel
- More area required
- Each bit has more complicated logic than the last
- Therefore, limited bit width for this type of adder
- Can chain multiple carry lookahead adders to do wide additions
- Note that even this chain can be accelerated with lookahead • Use internal and external carry lookahead units

Cascaded carry lookahead adder

Robert Dick Advanced Digital Logic


• Propagate and generate signals available after 1 gate delays

• Carry signals for slices 1 to 4 available after 3 gate delays

• Sum signal for slices 1 to 4 after 4 gate delays

Carry lookahead delay analysis

• Assume a 4-stage adder with CLA



49 Robert Dick	Advanced Digital Logic Design
Addition and subtraction Multiplication Homework	Overview Number systems Adders
Carry select adders	


- Trade even more hardware for faster carry propagation
- Break a ripple carry adder into two chunks, low and high
- Implement two high versions
 - *high*₀ computes the result if the carry-out from *low* is 0 *high*₁ computes the result if the carry-out from *low* is 1
- Use a MUX to select a result once the carry-out of *low* is known high₀'s cout is never greater than high₁'s cout so special-case MUX can be used

Robert Dick Advanced Digital Log

Delay analysis for cascaded carry lookahead

- Four-stage 16-bit adder
- cin for MSB available after five gate delays
- sum for MSB available after eight gate delays
- 16-bit ripple-carry adder takes 32 gate delays
- Note that not all gate delays are equivalent
- Depends on wiring, driven load
- However, carry lookahead is usually much faster than ripple-carry

Carry select adder C_8 4-Bit Adder [7:4] Adder Low



Robert Dick

Delay analysis of carry select adder

- Consider 8-bit adder divided into 4-bit stages
- Each 4-bit stage uses carry lookahead
- The 2:1 MUX adds two gate delays
- 8-bit sum computed after 6 gate delays
- 7 gate delays for carry lookahead
- 16 gate delays for ripple carry

Arithmetic	operations	

• Digital logic circuits frequently need to carry out arithmetic operations

- Addition, subtraction, and multiplication
- A number of design decisions affect the performance, area, and power consumption of arithmetic sub-circuits
- Number systems
- Trade-off between area/power consumption and speed

53 Robert Dick	Advanced Digital Logic Design	55	Robert Dick	Advanced Digital Logic Design
Addition and subtraction Multiplication Homework			Addition and subtraction Multiplication Homework	
Multiplication		Multiplication		

- To understand why these trade-offs exist, we need to understand the fundamentals of arithmetic circuits
- We have already discussed the selection of number systems and the design of adders/subtracters

Robert Dick Advanced Digital Logic Desi

• Similar alternatives exist for multipliers

- Multiplication is the repeated application addition of ANDed bits and shifting (multiplying by two)
- Multiplication is the sum of the products of each bit of one operand with the other operand
- Consequence: A product has double the width of its operands


Robert Dick Advanced Digital Logic D

	Addition and subtraction Multiplication Homework	
Multiplication		

Recall that multiplying a number by two shifts it to the left one bit $6\cdot 3=6\cdot (2^2\cdot 0+2^1\cdot 1+2^0\cdot 1)$


- $0 \cdot 3 = 0 \cdot (2 \cdot 0 + 2 \cdot 1 + 2 \cdot 1)$
- $= 6 \cdot 2^2 \cdot 0 + 6 \cdot 2^1 \cdot 1 + 6 \cdot 2^0 \cdot 1$ 110 \cdot 011 = 11000 \cdot 0 + 1100 \cdot 1 + 110 \cdot 1 = 110 + 1100
 - = 10010
 - = 18

Multiplication



58	Robert Dick	Advanced Digital Logic Design	59
	Addition and subtraction Multiplication Homework		
Multiplication			Multiplier





Advanced Digital Logic

Robert Dick

• Direct implementation of this scheme possible

Robert Dick

Multiplicati


• Partial products formed with ANDs

implementation

- For four bits, 12 adders and 16 gates to form the partial products • 88 gates
- Note that the maximum height (number of added bits) is equal to the operand width

Robert Dick


Combinational multiplier



Robert Dick Advanced Digital Logic Design Addition and subtraction Multiplication


Multipli

Combinational multiplier



Advanced Digital Logic De

Addition and subtraction Multiplication Homework 2X2 sequential multiplier




Robert Dick Advanced Digital Logic D

Multiplicat

Arithmetic/logic operations

- Increment
- Addition
- Negation
- Subtraction
- Multiplication
- Slow or largeDivision
 - Slow or large

Multiplier building block



Sequential multiplier

• Can iteratively one row of adders to carry out multiplications

- Advantage: Area reduced to approximately its square root
- \bullet Disadvantage: Takes n clock cycles, where n is the operand bit width

Robert Dick Advanced Digital Logic Design

Addition and subtraction Multiplication Homework

Arithmetic/logic units

- Possible to implement functional units that can carry out many arithmetic and logic operations with little additional area or delay overhead
- Already saw example: Combined adder/subtracter
- Other operations possible
- Could you generalize the approach used for two's compliment addition and subtraction to another pair of operations?

67 Robert Dick Advanced Digital Logic Design Addition and subtraction Multiplication Hermitevent Arithmetic/logic operations

- Shift left
 Fast, multiplication by two
- Shift right
- Fast, division by two
- Bit-wise operations
- AND, OR, NOT, NAND, NOR, XOR, and XNOR

Robert Dick

ced Digital Logic

Recommended reading

• ROM, PROM, EPROM, EEPROM: Already know these

Multiplication

- SRAM: Fast, low-density, relies on feedback
- DRAM: Fast, high-density, requires refresh, relies on stored
- charge
- $\bullet\,$ Flash: Already know these Non-volatile, slow, relies on floating gate

Robert Dick Advanced Digital Logic Design

- M. Morris Mano and Charles R. Kime. Logic and Computer Design Fundamentals. Prentice-Hall, NJ, third edition, 2004
- Chapter 9

Robert Dick Advanced Digital Logic Design