Advanced Digital Logic Design – EECS 303

http://ziyang.eecs.northwestern.edu/eecs303/

Teacher:Robert DickOffice:L477 TechEmail:dickrp@northwestern.eduPhone:847-467-2298



NORTHWESTERN UNIVERSITY

Introduction Reset/set latches Clocking conventions D flip-flop

Outline

- 1. Sequential elements
- 2. Finite state machine design
- 3. Homework

Introduction Reset/set latches Clocking conventions D flip-flop

Section outline

Sequential elements Introduction Reset/set latches Clocking conventions D flip-flop

Introduction Reset/set latches Clocking conventions D flip-flop

Flip-flop introduction

- Stores, and outputs, a value
- Puts a special clock signal in charge of timing
- Allows output to change in response to clock transition
- More on this later
 - Timing and sequential circuits


Introduction Reset/set latches Clocking conventions D flip-flop

Introduction to sequential elements

- Feedback and memory
- Memory
- Latches

Introduction Reset/set latches Clocking conventions D flip-flop


Feedback and memory



- Feedback is the root of memory
- Can compose a simple loop from NOT gates

Introduction Reset/set latches Clocking conventions D flip-flop


Feedback and memory



- Feedback is the root of memory
- Can compose a simple loop from NOT gates
- However, there is no way to switch the value

Introduction Reset/set latches Clocking conventions D flip-flop

TG and NOT-based memory



- Can break feedback path to load new value
- However, potential for timing problems

Introduction Reset/set latches Clocking conventions D flip-flop


Section outline

Sequential elements

 Introduction
 Reset/set latches
 Clocking conventions
 D flip-flop


Introduction Reset/set latches Clocking conventions D flip-flop

Reset/set latch



Introduction Reset/set latches Clocking conventions D flip-flop


Reset/set timing



Robert Dick Advanced Digital Logic Design


Introduction Reset/set latches Clocking conventions D flip-flop

RS latch state diagram



Introduction Reset/set latches Clocking conventions D flip-flop


Clocking terms



- · Clock Rising edge, falling edge, high level, low level, period
- Setup time: Minimum time before clocking event by which input must be stable (T_{SU})
- Hold time: Minimum time after clocking event for which input must remain stable (T_H)
- Window: From setup time to hold time


Introduction Reset/set latches Clocking conventions D flip-flop

Gated RS latch



Introduction Reset/set latches Clocking conventions D flip-flop

Gated RS latch



Introduction Reset/set latches Clocking conventions D flip-flop

Memory element properties

Туре	Inputs sampled	Outputs valid
Unclocked latch	Always	LFT
Level-sensitive latch	Clock high	LFT
	$(T_{SU}$ to T_H) around falling clock edge	
Edge-triggered flip-flop	Clock low-to-high transition	Delay from rising edge
	$(T_{SU}$ to $T_H)$ around rising clock edge	

Introduction Reset/set latches Clocking conventions D flip-flop

Section outline

1. Sequential elements

Introduction Reset/set latches Clocking conventions D flip-flop

Introduction Reset/set latches Clocking conventions D flip-flop


Clocking conventions

Active-high transparent




Active-low transparent





Introduction Reset/set latches Clocking conventions D flip-flop

Timing for edge and level-sensitive latches



Introduction Reset/set latches Clocking conventions D flip-flop


Latch timing specifications

- Minimum clock width, T_W
 - Usually period / 2
- Low to high propegation delay, P_{LH}
- High to low propegation delay, P_{HL}
- Worst-case and typical

Introduction Reset/set latches Clocking conventions D flip-flop

Latch timing specifications

Example, negative (falling) edge-triggered flip-flop timing diagram



Introduction Reset/set latches Clocking conventions D flip-flop


FF timing specifications

- Minimum clock width, T_W
 - Usually period / 2
- Low to high propagation delay, P_{LH}
- High to low propagation delay, P_{HL}

Introduction Reset/set latches Clocking conventions D flip-flop

FF timing specifications

Example, positive (rising) edge-triggered flip-flop timing diagram




Introduction Reset/set latches Clocking conventions D flip-flop

RS latch states

S	R	Q^+	\overline{Q}^+	Notes
0	0	Q	\overline{Q}	
0	1	0	1	
1	0	1	0	
1	1	1	1	unstable

Introduction Reset/set latches Clocking conventions D flip-flop

JK latch



Use output feedback to ensure that RS
eq 11 $Q^+ = Q \ \overline{K} + \overline{Q} \ J$


Introduction Reset/set latches Clocking conventions D flip-flop

JK latch

	Q^+	Q	Κ	J
hold	0	0	0	0
	1	1	0	0
reset	0	0	1	0
	0	1	1	0
set	1	0	0	1
	1	1	0	1
toggle	1	0	1	1
	0	1	1	1

Introduction Reset/set latches Clocking conventions D flip-flop

JK race



Race Condition

Introduction Reset/set latches Clocking conventions D flip-flop

Section outline

1. Sequential elements

Introduction Reset/set latches Clocking conventions D flip-flop


Introduction Reset/set latches Clocking conventions D flip-flop

Falling edge-triggered D flip-flop

- Use two stages of latches
- When clock is high
 - First stage samples input w.o. changing second stage
 - Second stage holds value
- When clock goes low
 - First stage holds value and sets or resets second stage
 - Second stage transmits first stage
- $Q^+ = D$
- One of the most commonly used flip-flops


Introduction Reset/set latches Clocking conventions D flip-flop

Falling edge-triggered D flip-flop



Introduction Reset/set latches Clocking conventions D flip-flop

Falling edge-triggered D flip-flop




Clock switching

Inputs sampled on falling edge, outputs change after falling edge


Introduction Reset/set latches Clocking conventions D flip-flop

Falling edge-triggered D flip-flop



Introduction Reset/set latches Clocking conventions D flip-flop

Edge triggered timing




Introduction Reset/set latches Clocking conventions D flip-flop

RS clocked latch

- Storage element in narrow width clocked systems
- Dangerous
- Fundamental building block of many flip-flop types

Introduction Reset/set latches Clocking conventions D flip-flop



- Versatile building block
- Building block for D and T flip-flops
- Has two inputs resulting in increased wiring complexity
- Don't use master/slave JK flip-flops
 - Ones or zeros catching
- Edge-triggered varieties exist

Introduction Reset/set latches Clocking conventions D flip-flop



- Minimizes input wiring
- Simple to use
- Common choice for basic memory elements in sequential circuits

Introduction Reset/set latches Clocking conventions D flip-flop

Toggle (T) flip-flops

- State changes each clock tick
- Useful for building counters
- Can be implemented with other flip-flops
 - JK with inputs high
 - D with XOR feedback

Introduction Reset/set latches Clocking conventions D flip-flop

Asynchronous inputs

- How can a circuit with numerous distributed edge-triggered flip-flops be put into a known state
- Could devise some sequence of input events to bring the machine into a known state
 - Complicated
 - Slow
 - Not necessarily possible, given trap states
- Can also use sequential elements with additional asynchronous reset and/or set inputs

Introduction Reset/set latches Clocking conventions D flip-flop

Latch and flip-flop equations

RS

 $Q^+ = S + \overline{R} Q$

 $Q^+ = \overline{D}$

D

Introduction Reset/set latches Clocking conventions D flip-flop

Latch and flip-flop equations

JK

Т

 $Q^+ = J \ \overline{Q} + \overline{K} \ Q$ $Q^+ = T \oplus Q$

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Outline

- 1. Sequential elements
- 2. Finite state machine design
- 3. Homework

Regular expressions

Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Section outline

 Finite state machine design Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Sequential FSM design example

- We'll walk through the design of an example finite state machine (FSM)
- Some of the stages will be covered in more detail in later lectures
- I want you to have a high-level understanding of our overall goal before covering every detail of FSM synthesis

Regular expressions

Nondeterministic finite state automat Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions

- Naturally express control
- However, no simple direct HW implementation
- We want to get to sequential logic
- Need to go though other stages first

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions

Can be expressed with regular expressions, examples

- Accept the empty string, ϵ
- Accept nothing, \varnothing
- Accept 0 or 11, (0 + 11)
- Accept anything starting with 1 and one or more 0 and ending with 0 or 10, $10^+(0+10)$
- Accept anything starting with zero or more 0010 or 1 and ending with 1, $(0010 + 1)^*1$

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Section outline

2. Finite state machine design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Nondeterministic finite state automata (NFA)

- State graph
- Multiple states can be active at the same time
- Some states ACCEPT
- The automata accepts if any accepting states are active

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization




$(101+01+\epsilon)(11)^+$

Robert Dick Advanced Digital Logic Design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



$(101 + 01 + \epsilon)(11)^+$




 ϵ

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



$(101+01+\epsilon)(11)^+$




 ϵ

Robert Dick Advanced Digital Logic Design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



$(101+01+\epsilon)(11)^+$




 ϵ

Robert Dick Advanced Digital Logic Design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization




$(101 + 01 + \epsilon)(11)^+$



Robert Dick Advanced Digital Logic Design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



$(101 + 01 + \epsilon)(11)^+$




0 1 1

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



$(101 + 01 + \epsilon)(11)^+$




5

$0\ 1\ 1\ 1$

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



$(101 + 01 + \epsilon)(11)^+$



Ξ

$0\ 1\ 1\ 1$

Robert Dick Advanced Digital Logic Design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Section outline

2. Finite state machine design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Deterministic finite state automata (DFA)

- NFAs require multiple states to be simultaneously active
- Can't represent this with conventional logic state variables
- Need to convert to deterministic representation

DFA

Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

DFA





Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


DFA






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization









Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


DFA






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


DFA






Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

DFA to more explicit FSM




Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

DFA to more explicit FSM



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


DFA to more explicit FSM



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

DFA to more explicit FSM

 $(1\overline{01+01+\epsilon})(11\overline{)}^+$



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Section outline

2. Finite state machine design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



- DFA may only accept or reject
- Simple to convert Moore FSM
- Add explicit output values to states


Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Moore block diagram




Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Mealy block diagram



Moore FSMs

Regular expressions Nondeterministic finite state automat Deterministic finite state automata Finite state machines State equations and minimization



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Section outline

2. Finite state machine design

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

	s ⁺		
S	0	1	Q
Α	Α	В	0
В	C	В	0
С	A	В	0
D	A	A	1

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

	s ⁺		
S	0	1	q
AC	AC	В	0
В	AC	В	0
D	AC	AC	1

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


	S		
S	0	1	q
 AC	AC	В	0
В	AC	В	0
D	AC	AC	1

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

	S		
S	0	1	q
AC	AC	В	0
В	AC	В	0
D	AC	AC	1


Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State assignment




Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State assignment



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State assignment



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State variable functions

		s ⁺		
	s	0	1	q
-	0	0	0	0
	1	0	0	1

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State variable functions

	s+			
S	0	1	q	
0	0	0	0	
1	0	0	1	
$s^+(s)=0$				


Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State variable functions

		s		
	s	0	1	q
-	0	0	0	0
	1	0	0	1
$s^+(s)=0$				
q(s)=s				

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Mealy FSMs




Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Mealy tabular form

		s+/q		
	s	0 1		1
_	A	D/0	B	/X
	В	C/1	В	/0
	С	A/0	B	/1
	D	C/1	C	/0


Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

Mealy to Moore conversion




Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State variable combinational synthesis



Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization


State variable combinational synthesis



Separate sequential and combinational portions of circuit

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

State variable combinational synthesis



Separate sequential and combinational portions of circuit

Conduct standard logic synthesis

Regular expressions Nondeterministic finite state automata Deterministic finite state automata Finite state machines State equations and minimization

FSM design summary

- Specify requirements in natural form regular expression or NFA
- Converting from NFA to DFA is straightforward
- Converting from DFA to FSM is straightforward
- Minimize the number of states using compatible states, class sets, and binate covering
- Assign values to states to minimize logic complexity
- Allow only adjacent or path transitions for asynchronous machines
- Optimize implementation of state and output functions

Outline

- 1. Sequential elements
- 2. Finite state machine design
- 3. Homework

Recommended reading

- M. Morris Mano and Charles R. Kime. Logic and Computer Design Fundamentals. Prentice-Hall, NJ, third edition, 2004
- Chapter 7
- Chapter 6

Video controller repair lab

- Design a finite state machine based on an English problem specification
- The design problem isn't very difficult
- Going from a real-world problem to a formal representation may be difficult
- Be careful not to use too many state variables!!!
 - Could easily turn it from a 6-hour lab to a 12-hour lab

Next lecture

• More detail and examples on FSM design and optimization