Advanced Digital Logic Design – EECS 303

http://ziyang.eecs.northwestern.edu/eecs303/

Teacher:	Robert Dick
Office:	L477 Tech
Email:	dickrp@northwestern.edu
Phone:	847-467-2298



NORTHWESTERN UNIVERSITY

Examples Ad-hoc method Kernel extraction

Outline

1. Multilevel minimization

2. Timing

Examples Ad-hoc method Kernel extraction

Section outline

1. Multilevel minimization Examples Ad-hoc method Kernel extraction

Examples Ad-hoc method Kernel extraction

Multi-level example

- So far, we have talked about two-level logic
 - Fewest number of levels that is fully general
- However, there are some circuits that can more efficiently be implemented using three or more levels
- Even basic functions, like NANDS and NORS, are commonly composed of multiple gates if the fan-in is high

Examples Ad-hoc method Kernel extraction

Two-level form

X(A, B, C, D, E, F, G) = ADF + AEF + BDF + BEF + CDF + CEF + G



Examples Ad-hoc method Kernel extraction

Two-level form



- 6 × 3-input AND gates
- 1 x 7-input OR gate (may not exist!)
- 25 wires (19 literals plus 6 internal wires)

Examples Ad-hoc method Kernel extraction

Multi-level form

Factor:

X(A, B, C, D, E, F, G) = ADF + AEF + BDF + BEF +CDF + CEF + G= (A + B + C)(D + E)F + G



Examples Ad-hoc method Kernel extraction

Multi-level form



- 1 x 3-input OR gate, 2 x 2-input OR gates
- 1 x 3-input AND gate
- 10 wires (7 literals plus 3 internal wires)

Examples Ad-hoc method Kernel extraction



Examples Ad-hoc method Kernel extraction



Examples Ad-hoc method Kernel extraction



Examples Ad-hoc method Kernel extraction



Examples Ad-hoc method Kernel extraction

Multi-level implementation of NAND8



Convert middle ANDs to NORs with inverted inputs

Examples Ad-hoc method Kernel extraction

Multi-level logic



Examples Ad-hoc method Kernel extraction

Multi-level logic



Robert Dick Advanced Digital Logic Design

Examples Ad-hoc method Kernel extraction

NAND/NOR conversion for uneven paths



Original circuit



Add double bubbles at inputs



Distribute bubbles some mismatches



Insert inverters to fix mismatches

Examples Ad-hoc method Kernel extraction

Section outline

1. Multilevel minimization Examples Ad-hoc method Kernel extraction

Multi-level minimization objectives

- Factor out common sub-logic (reduce fan-in, increase gate levels), subject to timing constraints
- Map factored form onto library of gates
- Minimize number of literals (correlates with number of wires)

 $X = (AB + \overline{B}C)(C + D(E + A\overline{C})) + (D + E)(FG)$

Examples Ad-hoc method Kernel extraction

Multi-level minimization

Can interactively apply the following operations

- Decomposition
- Extraction
- Factoring
- Substitution
- Collapsing

Examples Ad-hoc method Kernel extraction

Multi-level minimization

- Recall that two-level minimization is difficult
 - Quine-McCluskey is too slow for large problems
 - Resort to potentially sub-optimal heuristic
 - Espresso
- Multi-level minimization is much harder
 - No known efficient algorithm gives optimal solution
 - MIS uses heuristics to usually produce good solutions

Examples Ad-hoc method Kernel extraction

Decomposition

Take a single Boolean expression and replace it with a collection of new expressions

$$L = ABC + ABD + \overline{A} \ \overline{C} \ \overline{D} + \overline{B} \ \overline{C} \ \overline{D}$$
 12 literals

L rewritten as

 $L = MN + \overline{M} \ \overline{N}$ M = AB N = C + D8 literals

Examples Ad-hoc method Kernel extraction

Decomposition

$$L = ABC + ABD + \overline{A} \ \overline{C} \ \overline{D} + \overline{B} \ \overline{C} \ \overline{D}$$
$$= AB(C + D) + (\overline{A} + \overline{B})\overline{C} \ \overline{D}$$
$$= AB(C + D) + \overline{(AB)}(C + D)$$
$$M = AB$$
$$N = C + D$$
$$L = MN + \overline{M} \ \overline{N}$$

Examples Ad-hoc method Kernel extraction

Decomposition





Before Decomposition

After Decomposition

Examples Ad-hoc method Kernel extraction

Extraction

- Extraction is decomposition applied to multiple functions
- The best decomposition for a single function may not be the best if there are multiple outputs
- Ideally, extracted sub-function can be re-used in producing many outputs

Examples Ad-hoc method Kernel extraction

Extraction

$$L = (A + B)CD + B$$
$$M = (A + B)\overline{E}$$
$$N = CDE$$

Can be re-written as

L = XY + E $M = X\overline{E}$ N = YEX = A + BY = CD

11 literals

11 literals

Examples Ad-hoc method Kernel extraction

Extraction





Before Extraction After Extraction Gate count has improved, literals is unchanged

Extraction example

Given equations of a Boolean Network

L = AF + BF + AG + CG + ADE + BDE + CDE 33 literals M = AF + BF + ACE + BCEN = ADE + CDE

Find the best kernel of these functions. If the kernel is (A + B), then

L = DEM + FP + AG + CG M = CEP + FP N = ADE + CDE P = A + B

Examples Ad-hoc method Kernel extraction

Cube extraction

Can restrict divisors to single cubes

L = ABC + ABD + EG 16 literals M = ABFGN = BD + EF

We can obtain the best cube AB to divide the functions

$$L = PC + PD + EG$$

$$M = PFG$$

$$N = BD + EF$$

$$P = AB$$
15 literals

Examples Ad-hoc method Kernel extraction

Factoring

Expression in two-level form re-expressed in multi-level form without introducing intermediate functions

$$L = AC + AD + BC + BD + E$$
 9 literals

Can be rewritten as

L = (A + B)(C + D) + E 5 literals

Examples Ad-hoc method Kernel extraction

Factoring





Before Factoring

After Factoring

Examples Ad-hoc method Kernel extraction

Substitution

Express L in terms of M L = A + BC 5 literals M = A + BL rewritten in terms of M L = M(A + C) 5 literals M = A + B

Examples Ad-hoc method Kernel extraction

Collapsing

Reverse of substitution. Sometimes eliminates levels to meet timing constraints.

L = M(A + C)	5 literals
M = A + B	only 2 additional

$$L = (A + B)(A + C)$$
$$= AA + AC + AB + BC$$
$$= A + BC$$

Examples Ad-hoc method Kernel extraction

Redundancy

- Minimizing gate count and literals isn't always good for performance or power consumption
- Using redundant sub-circuits can result in improvements
- The wiring required to re-use sub-functions can result in larger delays than redundant sub-functions

Examples Ad-hoc method Kernel extraction

Boolean division

L = PQ + RP divisor Q quotient R remainder X = AC + AD + BC + BD + EY = A + B

X divided by Y expressed as

 $X = \mathbf{Y}(\mathbf{C} + \mathbf{D}) + \mathbf{E}$

P and Q are symmetrical

Boolean division

Finding divisors that lead greatest number of common subexpressions is difficult

L = AD + BCD + EM = A + B

M does not divide L under algebraic division rules

M does divide L under Boolean rules (very large number of these!)L/M = (A + C)D

Examples Ad-hoc method Kernel extraction

Boolean division

L = AD + BCD + EM = A + BL = (A + B)(AD + CD) + E= (A + B)(A + C)D + E
Examples Ad-hoc method Kernel extraction

Boolean division

This follows from writing *L* in MQ + R form L = M((A + C)D) + E = (A + B)(A + C)D + E = (AA + AC + AB + BC)D + E = (A + BC)D + E = AD + BCD + E

Examples Ad-hoc method Kernel extraction

Section outline

1. Multilevel minimization

Examples Ad-hoc method Kernel extraction

Multi-level minimization definitions

- A variable is a symbol representing a single coordinate in a Boolean space, e.g., *A* or *B*
- Literal is a variable or its negation, e.g., A or \overline{A}
- A cube, C, is a set of literals, e.g., $A \ \overline{C}$ or $A \ \overline{B}$
- Consider a sum-of-products expression

L = AF + BF + AG + CG + ADE + BDE + CDE

• The primary divisors of an expression form a set of expressions $D(L) = \{L/C | C \text{ is a cube}\}$

Examples Ad-hoc method Kernel extraction

Multi-level minimization definitions

- Equation is cube-free if no cubes divide it evenly
- AB + C is cube-free
- AB + AC is not cube-free
 - Divided evenly by A

Multi-level minimization definitions

• The kernels of an expression are sets of expressions

 $K(L) = \{G | G \in D(L) \text{ and } G \text{ is cube-free} \}$

- In other words, the kernels are divisors of the function for cube quotients that can not be evenly divided (remainder-free) by other cubes
- The cube C used to divide L to obtain the kernel K(L) is called the co-kernel

Examples Ad-hoc method Kernel extraction

Kernel

L = AF + BF + AG + CG + ADE + BDE + CDE

Cube	Primary divisor	Kernel (cube free)
А	(F + G + DE)	k_1
В	(F + DE)	k_2
С	(G + DE)	<i>k</i> 3
D	(AE + BE + CE)	no
E	(AD + BD + CD)	no
F	(A + B)	k_4
G	(A + C)	k_5
DE	(A + B + C)	k ₆

Divisor selection

Kernels are often good divisors, extract and substitute L = AF + BF + AG + CG + ADE + BDE + CDE 17 literals Divide by $k_6 = (A + B + C)$ $L = AF + BF + AG + CG + DEk_6$ Remaining kernels: $k_1 = (F + G), k_4 = (A + B), k_5 = (A + C)$ Pick one

 $L = Fk_4 + AG + CG + DEk_6$

Examples Ad-hoc method Kernel extraction

Divisor selection

$$L = Fk_4 + AG + CG + DEk_6$$

Remaining kernel: $k_5 = (A + C)$
$$L = Fk_4 + AG + CG + DEk_6$$

$$L = Fk_4 + Gk_5 + DEk_6$$

End result

L = F(A + B) + G(A + C) + DE(A + B + C) 11 literals

Node simplification

- During multi-level logic synthesis, representation broken into sub-functions
- Each sub-function (e.g., SOP form) needs to be minimized L = AF + BF + AG + CG + ADE + BDE + CDE
- Similar to using Karnaugh Maps, Quine McCluskey, or Espresso to simply expressions

 $L = \overline{A} \ B + AC + BC$ $= \overline{A} \ B + AC$

Examples Ad-hoc method Kernel extraction

Node simplification

AB F(A, B, C) 00 01 11 10 C 00 01 11 10 C 00 01 11 1 0 0 C 0 <th cols

Node simplification

- Recall that two-level simplification can be improved using $\rm DON^{\prime}T$ $\rm CARE$ information
- $\bullet\,$ Need to find DON'T ${\rm CARE}$ automatically from Boolean network
- $\bullet\,$ Take advantage of satisfiability DON'T $_{\rm CARES}$
 - Input can never occur
- Take advantage of observability DON'T CARES
 - Output is ignored for certain inputs

Multilevel minimization Timing Hazards Delay models Thresholds, noise, and debouncing

Outline

1. Multilevel minimization

2. Timing

Delay models Thresholds, noise, and debouncing Hazards

Section outline

2. Timing Delay models Thresholds, noise, and debouncing Hazards

Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models



Delay models Thresholds, noise, and debouncing Hazards

Delay models

- Ideal No delay, outputs respond instantly to inputs
- Transport Output shifted by some fixed duration
 - All input changes reflected at output

Delay models Thresholds, noise, and debouncing Hazards

Delay models

- Inertial Transitions that are not stable for more than some threshold period of time are absorbed by the gate
 - Provides a coarse approximation to real digital logic gate behavior
- Real Outputs quickly respond to input changes
 - · However, output changes have limited slew-rates

Delay models Thresholds, noise, and debouncing Hazards

RC delay

- What happens when a transistor drives another transistor?
- Recall how CMOS transistors work

Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



,**Delay models** Thresholds, noise, and debouncing Hazards

IO thresholds



,**Delay models** Thresholds, noise, and debouncing Hazards

IO thresholds



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards

Section outline

Timing Delay models Thresholds, noise, and debouncing Hazards

Delay models Thresholds, noise, and debouncing Hazards

- *Digital* is a simplifying concept in a (macroscopically) *analog* world
- To treat signals as digital, need to define a dividing line between false and true
- What actually happens to the next stage when the voltage is at that line?
 - NMOS $V_{GS} > V_T$
 - PMOS $V_{GS} < -V_T$
- *Digital* is a simplifying concept in a (macroscopically) *analog* world
- To treat signals as digital, need to define a dividing line between false and true
- What actually happens to the next stage when the voltage is at that line?
 - NMOS $V_{GS} > V_T$
 - PMOS $V_{GS} < -V_T$

Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards

- Define valid ranges of logic high and logic low signals
- Undefined signals considered invalid

- Better However, still have a problem
- What happens if the output of a gate is near that threshold?
- Slight variation between gates might result in crossing this threshold for next gate
- How to compensate?
- Use separate input and output thresholds

- Better However, still have a problem
- What happens if the output of a gate is near that threshold?
- Slight variation between gates might result in crossing this threshold for next gate
- How to compensate?
- Use separate input and output thresholds

Separate IO thresholds

- Now, we can safely treat the system as digital
- However, digital systems talk with analog systems
- It is necessary to deal with noisy signals
- Real slew isn't ideal

Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards

Reason for gradual transition

- A logic stage is an RC network
- Whenever a transition occurs, capacitance is driven through resistance
- Consider the implementation of a CMOS inverter

Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards





Delay models Thresholds, noise, and debouncing Hazards





Delay models Thresholds, noise, and debouncing Hazards





Delay models Thresholds, noise, and debouncing Hazards





Delay models Thresholds, noise, and debouncing Hazards

What is driven in NAND2?



Robert Dick Advanced Digital Logic Design

Delay models Thresholds, noise, and debouncing Hazards

Debouncing

- Mechanical switches bounce!
- What happens if multiple pulses?
 - Mutliple state transitions
- Need to clean up signal

ultilevel minimization Timing Hazards

Debouncing



Robert Dick Advanced Digital Logic Design

Improving device delay

- Decrease driven resistance and load
 - Use smaller transistors
 - Use shorter wire
 - Use wider wire (can increase load)

Improving device delay

- Increase drive by increasing width of driving transistors
 - Causes problems
 - Larger transistors provide larger loads to their inputs
 - In general, keep transistors small unless they absolutely need to drive large loads

Driving large loads

- Sometimes large loads need to be driven
- Long wires
- Output pads
- What happens if we go from a minimum-size inverter to a huge inverter?
 - Huge delay driving huge inverter's gate

Driving large loads

- Sometimes large loads need to be driven
- Long wires
- Output pads
- What happens if we go from a minimum-size inverter to a huge inverter?
 - Huge delay driving huge inverter's gate

Tapered buffer chain

- Instead, gradually increase buffers in chain
- Optimal number of stages: $\ln (C_{BIG}/C_{SMALL})$
- Stage width exponentially increases in $\boldsymbol{\alpha}$

 $W_1 = W_{MIN} \cdot \alpha^0$ $W_2 = W_{MIN} \cdot \alpha^1$ $W_3 = W_{MIN} \cdot \alpha^2$

. . .

Useful delay: Debouncing

- Mechanical switches bounce
 - Noisy transition
- Use RC delay network to decrease transition speed
- Convert multiple noisy to single smooth transition
- Use Schmitt trigger to clean signal

Delay estimation in multi-level circuits

- Can get delay for a gate by knowing its drive (resistance) and the load it drives (RC)
 - Gate libraries will have this information
- Still need to get network delay
- Conduct topological sort of network to find earliest start times (EST)
- Always visit a node's parent before visiting it
- EST is maximum any parent's EST plus it's delay

Delay models Thresholds, noise, and debouncing Hazards

Topological sort



Delay models Thresholds, noise, and debouncing Hazards

Topological sort



Delay models Thresholds, noise, and debouncing Hazards

Topological sort


Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Delay models Thresholds, noise, and debouncing Hazards



Multilevel minimization Timing Hazards

Slack

- Can use reverse topological sort from end nodes (given some target delay) to get latest start time (LST)
- Subtract delays and take minimum over children instead of adding delays and taking maximum over parents
- Subtract EST from LST to get node slack
- Gates with lowest slack are on critical path
- Make this path faster...
- ... or save area (at the expense of speed) on non-critical paths

Delay models Thresholds, noise, and debouncing Hazards

Useful delay: Rising edge pulse shaping





Problem: Pulse width poorly controlled

Delay models Thresholds, noise, and debouncing Hazards

Useful delay: Pulse rising/falling edge pulse shaping



Problem: Pulse width poorly controlled

Delay models Thresholds, noise, and debouncing Hazards

Section outline

2. Timing

Delay models Thresholds, noise, and debouncing Hazards Multilevel minimization Timing Hazards

Dynamic hazards

- Potential for two or more spurious transitions before intended transition
- Results from uneven path delays in some multi-level circuits



Delay models Thresholds, noise, and debouncing Hazards

Dynamic hazards



Delay models Thresholds, noise, and debouncing Hazards

Eliminating dynamic hazards

- Some approaches allow preservation of multi-level structure
 - Quite complicated to apply
- Simpler solution Convert to two-level implementation

Multilevel minimization Timing Hazards Delay models Thresholds, noise, and debouncing

Static hazards

- Still have static hazards
- Potential for transient change of output to incorrect value



Delay models Thresholds, noise, and debouncing Hazards

Problems with glitches

- These transitions result in incorrect output values at some times
- Also result in uselessly charging and discharging wire and gate capacitances through wire, gate, and channel resistances
 - Increase power consumption

Delay models Thresholds, noise, and debouncing Hazards

Glitches increase power consumption





Delay models Thresholds, noise, and debouncing Hazards

Detecting hazards

- The observable effect of a hazard is a glitch
 - A circuit that might exhibit a glitch has a hazard
- Whether or not a hazard is observed as a glitch depends on relative gate delays
- Relative gate delays change depending on a number of factors Conditions during fabrication, temperature, age, etc.
- Best to use abstract reasoning to determine whether hazards might be observed in practice, under some conditions

Delay models Thresholds, noise, and debouncing Hazards

Eliminating static hazards



ABCD = 1100



ABCD = 1101

input change within product term



Delay models Thresholds, noise, and debouncing Hazards

Eliminating static hazards



ABCD = 1100



ABCD = 1101

input change within product term



Delay models Thresholds, noise, and debouncing Hazards

Eliminating static hazards





ABCD = 1101

ABCD = 0101 (\overline{A} is still 0)



Delay models Thresholds, noise, and debouncing Hazards

Eliminating static hazards

- Add redundant primes covering all 1-1 transitions in SOP
- Add redundant primes covering all 0-0 transitions in POS
- Clearly primes can be used, consider contradiction stemming from assumption that non-prime is necessary to cover a transition

Aultilevel minimization Timing Hazards

Where do static hazards really come from?

- Static-0: $A \overline{A}$
- Static-1: $A + \overline{A}$
- Assume SOP form has no product terms containing a variable in complemented and uncomplemented forms
 - Reasonable assumption, if true, drop product term

Delay models Thresholds, noise, and debouncing **lazards**

Where do static hazards really come from?

- Assume POS form has no sum terms containing a variable in complemented and uncomplemented forms
 - Reasonable assumption, if true, drop sum term
- Assume only one input switches at a time
- Conclusion: SOP has no 0-hazards and POS has no 1-hazards
 - In other words, if you are doing two-level design, you need not analyze the other form for hazards

Delay models Thresholds, noise, and debouncing Hazards

Living with hazards

Sometimes hazards can be tolerated

- Combinational logic whose outputs aren't observed at all times
- Synchronous systems
- Systems without tight power consumption limits

Delay models Thresholds, noise, and debouncing Hazards

Summary

- Brief review of cascaded carry lookahead adder
- Common ALU operations
- Overview of memory types
- Timing behavior