#### Advanced Digital Logic Design – EECS 303

http://ziyang.eecs.northwestern.edu/eecs303/

Teacher:Robert DickOffice:L477 TechEmail:dickrp@northwestern.eduPhone:847-467-2298



NORTHWESTERN UNIVERSITY

# Outline

- 1. Transistors in digital systems
- 2. Homework
- 3. Two-level logic
- 4. Homework

# Section outline

Transistors in digital systems
 Switches
 CMOS
 AND and OR are harder than NAND and NOR
 Transmission gates

#### Switch-based design representation

- A switch shorts or opens two points dependant on a control signal
- Used as models for digital transistors
- Why is using normally open and normally closed particularly useful for CMOS?

#### Switch-based design representation

- A switch shorts or opens two points dependant on a control signal
- Used as models for digital transistors
- Why is using normally open and normally closed particularly useful for CMOS?
  - NMOS and PMOS transistors easy to model

Transistors in digital systems

Homework Two-level logic Homework Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

#### Switch-based definitions



#### Microwave control example



 What happens if the cancel button is not pressed and five minutes haven't yet passed?

#### Microwave control example



- What happens if the cancel button is not pressed and five minutes haven't yet passed?
  - The output value is undefined.

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

#### Constraints on network output

Under all possible combinations of input values

- Each output must be connected to an input value
- No output may be connected to conflicting input values

# Switch-based AND



# Switch-based AND



Note that this requires

- Normally closed switches that transmit false signals well
- Normally open switches that transmit true signals well

# Section outline

#### 1. Transistors in digital systems

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

# Relationship with CMOS

- Metal Oxide Semiconductor
- Positive and negative carriers
- Complimentary MOS
- PMOS gates are like normally closed switches that are good at transmitting only true (high) signals
- NMOS gates are like normally open switches that are good at transmitting only false (low) signals

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

# Relationship with CMOS

- Metal Oxide Semiconductor
- Positive and negative carriers
- Complimentary MOS
- PMOS gates are like normally closed switches that are good at transmitting only true (high) signals
- NMOS gates are like normally open switches that are good at transmitting only false (low) signals

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

# Relationship with CMOS

- Metal Oxide Semiconductor
- Positive and negative carriers
- Complimentary MOS
- PMOS gates are like normally closed switches that are good at transmitting only true (high) signals
- NMOS gates are like normally open switches that are good at transmitting only false (low) signals

# NAND gate

Therefore, *NAND* and *NOR* gates are used in CMOS design instead of *AND* and *OR* gates



# NAND gate

Therefore, *NAND* and *NOR* gates are used in CMOS design instead of *AND* and *OR* gates



## Transistors

- Basic device in NMOS and PMOS (CMOS) technologies
- Can be used to construct any logic gate

# NMOS transistor



# NMOS transistor



# NMOS transistor

- Metal, oxide, semiconductor (MOS)
  - Then it was polysilicon, oxide, semiconductor
  - Now it is metal, hafnium-based low-k dielectric, semiconductor
- P-type bulk silicon doped with positively charged ions
- N-type diffusion regions doped with negatively charged ions
- Gate can be used to pull a few electrons near the oxide
  - · Forms channel region, conduction from source to drain starts

# CMOS

- NMOS turns on when the gate is high
- PMOS just like NMOS, with N and P regions swapped
- PMOS turns on when the gate is low
- NMOS good at conducting low (0s)
- PMOS good at conducting high (1s)
- Use NMOS and PMOS transistors together to build circuits
  - Complementary metal oxide silicon (CMOS)









Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

# CMOS NAND gate layout



Robert Dick Advanced Digital Logic Design

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



#### NAND operation



#### NAND operation



#### NAND operation




























### Section outline

#### 1. Transistors in digital systems

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

### Non-ideality of NMOS/PMOS transistors

- Recall that NMOS transmits low values easily...
- ... transmits high values poorly
- PMOS transmits high values easily...
- ... transmits low values poorly

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

### Non-ideality of NMOS/PMOS transistors

- $V_T$ , or threshold voltage, is commonly 0.7 V
- NMOS conducts when  $V_{GS} > V_T$
- PMOS conducts when  $V_{GS} < -V_T$
- What happens if an NMOS transistor's source is high?
- Or a PMOS transistor's source is low?
- Alternatively, if one states that  $V_{TN} = 0.7$  V and  $V_{TP} = -0.7$  V then NMOS conducts when  $V_{GS} > V_{TN}$  and PMOS conducts when  $V_{GS} < V_{TP}$

### NMOS transistor



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

### Non-ideality of NMOS/PMOS transistors

- If an NMOS transistor's input were  $V_{DD}$  (high), for  $V_{GS} > V_{TN}$ , the gate would require a higher voltage than  $V_{DD}$
- If an PMOS transistor's input were  $V_{SS}$  (low), for  $V_{GS} < V_{TP}$ , the gate would require a lower voltage than  $V_{SS}$

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

#### Implications of non-ideality



NAND/NOR easy to build in CMOS

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

#### Implications of non-ideality



AND/OR requires more area, power, time

### Section outline

#### 1. Transistors in digital systems

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates Transistors in digital systems Switches Homework CMOS Two-level logic AND and ( Homework Transmissi

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates

## CMOS transmission gates (switches)

- NMOS is good at transmitting 0s
  - Bad at transmitting 1s
- PMOS is good at transmitting 1s
  - Bad at transmitting 0s
- To build a switch, use both: CMOS

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



Transistors in digital systems Transmission gates CMOS transmission gate (TG)

Switches CMOS AND and OR are harder than NAND and NOR Transmission gates



### Other TG diagram



#### What can we build with TGs?

• Anything...try some examples.

Assignment Details

## Outline

- 1. Transistors in digital systems
- 2. Homework
- 3. Two-level logic
- 4. Homework

Assignment Details

### Section outline

2. Homework Assignment Details

Assignment Details

### Lab one

- Walks you through the design and simulation of an exclusive-or (XOR) gate
- Due on 2 October
- Start early, especially if you are not familiar with Unix
- This lab requires a lot of tasks that are extremely easy the second time you do them, but slow and error-prone the first time through
Assignment Details

# Section outline

#### 2. Homework Assignment Details

Assignment Details



Assignment Details



- Delay between input and output changes
- Delay is sensitive to circuit path

Assignment Details



Assignment Details



Assignment Details



Assignment Details

# Timing diagram for half adder



• Outputs may temporarily be incorrect before stabilizing

Glitches – caused by hazards

Assignment Details

# Block diagrams



Full adder composed of half adder blocks



- Structural organization of the design
- Hierarchical functional black boxes with input/output connections
- Concentrates on how the components are organized by wiring

Assignmen Details

# Mentor Graphics tools introduction

- The Mentor Graphics CAD system has many components
- You will use a portion of the tools in this course
  - Falcon Design Framework
  - Design Architect for entering logic designs
  - Quicksim for simulating the designs
  - QuickHDL for entering and simulating the VHDL designs
- You will soon be working on lab 1, a Mentor Graphics tutorial

Assignment Details

## Mentor Graphics introduction

- Typing "source /vol/ece303/mgc.env" in the ECE filesystem will set up environment for ECE 303 labs
- Typing "dmgr" for Design Manager will open a window allowing several other Mentor Graphics to be run
- Mentor Graphics is not a single tool tool but a series of design tools that uses object oriented data representation to simplify the design process

Assignment Details

# Mentor Graphics introduction

- Data created in one tool (e.g., Design Architect) can be exported to another tool (e.g., Quicksim) for simulation
- A schematic is a diagram of a circuit
- Warning: Don't use OS commands to move directories or files
  - Design Manager needs to update other files when things are moved

Assignment Details

# Component definition



Data created by Design Architect is saved as components

- Models describing functional and graphical aspects
- Component data is composed of a schematic and a symbol
- A symbol is a graphical model with input and output pins
- A schematic is a functional model describing the relationship between output and input values

Assignment Details

# Viewpoint definition

- A viewpoint is a set of rules specifying a design's configuration
- Specifies the subset of data to use as input for a specific tool
- Allows a block to be described in different ways within different viewpoints
  - One can evaluate the impact of a low-level design decision on high-level design
  - · For now, one viewpoint per design should be sufficient

# Outline

- 1. Transistors in digital systems
- 2. Homework
- 3. Two-level logic
- 4. Homework

Boolean algebra Simplification Karnaugh maps

# Section outline

Two-level logic
Boolean algebra
Simplification
Karnaugh maps

Boolean algebra Simplification Karnaugh maps

# Boolean algebra

- Set of elements, B
- Binary operators, { [ AND,  $\land$ , \*, · ], [ OR,  $\lor$ , + ] }
  - We'll prefer  $\cdot$  and +
  - frequently omitted
- Unary operator, [ NOT, ',  $\overline{o}$  ]

Boolean algebra Simplification Karnaugh maps

#### Axioms of Boolean algebra

 $\exists x, y \in B \text{ s.t. } x \neq y$ closure  $\forall x, y \in B$   $xy \in B$   $x + y \in B$ commutative laws  $\forall x, y \in B$  xy = yx x + y = y + xidentities  $0, 1 \in B, \forall x \in B$  x1 = x x + 0 = x

Boolean algebra Simplification Karnaugh maps

# Axioms of Boolean algebra

$$\begin{array}{ll} \exists x, y \in B \text{ s.t. } x \neq y \\ \text{distributive laws} & \forall x, y, z \in B \quad x + (yz) = (x + y)(x + z) \\ & \quad x(y + z) = xy + xz \\ \text{compliment} & \quad x \in B \quad & \quad x\overline{x} = 0 \\ & \quad x + \overline{x} = 1 \end{array}$$

Boolean algebra Simplification Karnaugh maps

## DeMorgan's laws

$$\overline{(a+b)} = \overline{a} \ \overline{b}$$
$$\overline{ab} = \overline{a} + \overline{b}$$
$$\overline{f(x_1, x_2, \dots, x_n, \cdot, +)} = f(\overline{x_1}, \overline{x_2}, \dots, \overline{x_n}, +, \cdot)$$

- Those xs could be functions
- Apply in stages
  - Top-down

Boolean algebra Simplification Karnaugh maps

### DeMorgan's laws example

$$\overline{a + bc}$$
$$\overline{a} \cdot \overline{(bc)}$$
$$\overline{a} \cdot (\overline{b} + \overline{c})$$

Boolean algebra Simplification Karnaugh maps

### Representations of Boolean functions

- Truth table
- Expression using only  $\cdot,$  +, and '
- Symbolic
- Karnaugh map
  - More useful as visualization and optimization tool

Boolean algebra Simplification Karnaugh maps

## AND



#### a AND b = a b Will show Karnaugh map later

Boolean algebra Simplification Karnaugh maps

# OR



Boolean algebra Simplification Karnaugh maps

# NOT



Boolean algebra Simplification Karnaugh maps

#### Different representations possible



 $\overline{Z = ((C + D) \overline{B}) \overline{A}}$ 



 $Z = (C + D) \overline{A} \overline{B}$ 

Boolean algebra Simplification Karnaugh maps

#### Different representations possible







 $Z = (C + D) \overline{A} \overline{B}$ 

Boolean algebra Simplification Karnaugh maps

# Section outline

Two-level logic
Boolean algebra
Simplification
Karnaugh maps

Boolean algebra Simplification Karnaugh maps

# Simplifying logic functions

- Minimize literal count (related to gate count, delay)
- Minimize gate count
- Minimize levels (delay)
- Trade off delay for area
  - Sometimes no real cost

Boolean algebra Simplification Karnaugh maps

# Simplifying logic functions

- Minimize literal count (related to gate count, delay)
- Minimize gate count
- Minimize levels (delay)
- Trade off delay for area
  - Sometimes no real cost

Boolean algebra Simplification Karnaugh maps

### Proving theorems = simplification

Prove 
$$XY + X\overline{Y} = X$$

$$egin{aligned} XY + X\overline{Y} &= X(Y + \overline{Y}), \ X(Y + \overline{Y}) &= X(1) \ X(1) &= X \end{aligned}$$

distributive law complementary law identity law

Boolean algebra Simplification Karnaugh maps

#### Proving theorems = simplification

Prove X + XY = X

X + XY = X1 + XYX1 + XY = X(1 + Y)X(1 + Y) = X1X1 = X

identity law distributive law identity law identity law

Boolean algebra Simplification Karnaugh maps

# Literals

- Each appearance of a variable (complement) in expression
- Fewer literals usually implies simpler to implement
- E.g.,  $Z = A\overline{B} C + \overline{A}B + \overline{A}B\overline{C} + \overline{B}C$ 
  - Three variables, ten literals

Boolean algebra Simplification Karnaugh maps

# NANDs and NORs



- Can be implemented in CMOS
  - More on this later
- X NAND  $Y = \overline{XY}$
- X NOR  $Y = \overline{X + Y}$
- Do we need inverters?

Boolean algebra Simplification Karnaugh maps

# Section outline

3. Two-level logic

Boolean algebra Simplification Karnaugh maps

Boolean algebra Simplification Karnaugh maps

# Karnaugh maps (K-maps)

- Fundamental attribute is adjacency
- Useful for logic synthesis
- Helps logic function visualization

Boolean algebra Simplification Karnaugh maps

# Karnaugh maps


Boolean algebra Simplification Karnaugh maps

# Karnaugh maps



Boolean algebra Simplification Karnaugh maps

# Karnaugh maps



Two-level logic Homework

Karnaugh maps

## Karnaugh maps



11

10

C

Boolean algebra Simplification Karnaugh maps

# Sum of products (SOP)



Boolean algebra Simplification Karnaugh maps

# Sum of products (SOP)



Boolean algebra Simplification Karnaugh maps

# Sum of products (SOP)



Boolean algebra Simplification Karnaugh maps

# Sum of products (SOP)



 $(\overline{a} \ \overline{b}) + (a \ b)$ 

Boolean algebra Simplification Karnaugh maps

## Implicants



Boolean algebra Simplification Karnaugh maps

# Implicants



implicant

Boolean algebra Simplification Karnaugh maps

# Implicants



implicant

Boolean algebra Simplification Karnaugh maps

# Implicants



implicant

Boolean algebra Simplification Karnaugh maps

# Implicants



# prime implicant

Prime implicants are not covered by other implicants

Boolean algebra Simplification Karnaugh maps

# Implicants



# essential prime implicant

Essential prime implicants uniquely cover minterms

Boolean algebra Simplification Karnaugh maps

#### Implicants



Boolean algebra Simplification Karnaugh maps

#### Implicants



Boolean algebra Simplification Karnaugh maps

# K-map example

#### • Minimize $f(a, b, c, d) = \sum (1, 3, 8, 9, 10, 11, 13)$

Boolean algebra Simplification Karnaugh maps

# K-map example

- Minimize  $f(a, b, c, d) = \sum (1, 3, 8, 9, 10, 11, 13)$
- f(a, b, c, d) =  $a \overline{b} + \overline{b} d + a \overline{c} d$

Boolean algebra Simplification Karnaugh maps

# K-map simplification technique

#### For all minterms

- Find maximal groupings of 1's and X's adjacent to that minterm.
- Remember to consider top/bottom row, left/right column, and corner adjacencies.
- These are the prime implicants.

Boolean algebra Simplification Karnaugh maps

# K-map simplification technique

- Revisit the 1's elements in the K-map.
- If covered by single prime implicant, the prime is essential, and participates in final cover.
- The 1's it covers do not need to be revisited.

Boolean algebra Simplification Karnaugh maps

# K-map simplification technique

- If there remain 1's not covered by essential prime implicants,
- Then select the smallest number of prime implicants that cover the remaining 1's.
- This can be difficult for complicated functions.
- Will present an algorithm for this in a future lecture.

Boolean algebra Simplification Karnaugh maps



Boolean algebra Simplification Karnaugh maps

# Product of sums (POS)



 $(\overline{a} + b)$ 

Boolean algebra Simplification Karnaugh maps



$$(a+\overline{b})$$

Boolean algebra Simplification Karnaugh maps



Boolean algebra Simplification Karnaugh maps



$$(\overline{a} + b) \cdot (a + \overline{b})$$

Boolean algebra Simplification Karnaugh maps

# POS K-map techniques

• Direct reading by covering zeros and inverting variables

Or

- Invert function
- Do SOP
- Invert again
- Apply DeMorgan's laws

Boolean algebra Simplification Karnaugh maps

#### POS K-map example

#### • Minimize $f(a, b, c) = \prod (2, 4, 5, 6)$

Boolean algebra Simplification Karnaugh maps

#### POS K-map example

- Minimize  $f(a, b, c) = \prod (2, 4, 5, 6)$
- $f(\overline{a,b,c}) = (\overline{b} + c)(\overline{a} + b)$

Boolean algebra Simplification Karnaugh maps

#### Six-variable K-map example

# $z(a, b, c, d, e, f) = \sum (2, 8, 10, 18, 24, 26, 34, 37, 42, 45, 50, 53, 58, 61)$

Boolean algebra Simplification Karnaugh maps

# Six-variable K-map example





Robert Dick

#### Advanced Digital Logic Design

Boolean algebra Simplification Karnaugh maps

#### Six-variable K-map example

#### $z(a, b, c, d, e, f) = \overline{d} e \overline{f} + ad \overline{e} f + \overline{a} C \overline{d} \overline{f}$

Boolean algebra Simplification Karnaugh maps

# DON'T CARE logic

- All specified Boolean values are 0 or 1
- · However, during design some values may be unspecified
  - Don't care values (×)
- At  $\times$ s allow circuit optimization
  - Incompletely specified functions allow optimization

Boolean algebra Simplification Karnaugh maps

# DON'T CARE values



Boolean algebra Simplification Karnaugh maps

# DON'T CARE values



Can let the undefined values be zero

- Correct...
- ... however, complicated
- $(\overline{a} \ \overline{b}) + (a \ b)$

Boolean algebra Simplification Karnaugh maps

# DON'T CARE values



Can let the undefined values be zero

- Correct...
- ... however, complicated
- $(\overline{a} \ \overline{b}) + (\overline{a} \ b)$

Boolean algebra Simplification Karnaugh maps

# DON'T CARE values



Instead, leave these values undefined  $(\times)$ 

- Also called DON'T CARE values
- Allows any function implementing the specified values to be used

 $\frac{1}{1} \frac{1}{1} \frac{1}$ 

Advanced Digital Logic Design
Boolean algebra Simplification Karnaugh maps

## DON'T CARE values



Boolean algebra Simplification Karnaugh maps

## Satisfiability DON'T CARES



- Input can never occur
- This can happen within a circuit
- Some modules will not be capable of producing certain outputs

Boolean algebra Simplification Karnaugh maps

### Satisfiability DON'T CARES



- Input can never occur
- This can happen within a circuit
- Some modules will not be capable of producing certain outputs

Boolean algebra Simplification Karnaugh maps

#### Observability DON'T CARES



#### Output will be ignored for certain inputs

Robert Dick Advanced Digital Logic Design

Boolean algebra Simplification Karnaugh maps

## Observability DON'T CARES



#### Output will be ignored for certain inputs

Robert Dick Advanced Digital Logic Design

Boolean algebra Simplification Karnaugh maps

## Observability DON'T CARES



Output will be ignored for certain inputs

Boolean algebra Simplification Karnaugh maps

## Observability DON'T CARES



Output will be ignored for certain inputs

Boolean algebra Simplification Karnaugh maps

### Observability DON'T CARES



Output will be ignored for certain inputs

Boolean algebra Simplification Karnaugh maps

#### Don't-care K-map example

#### • Minimize $f(a, b, c, d) = \sum (1, 3, 8, 9, 10, 11, 13) + d(5, 7, 15)$

Boolean algebra Simplification Karnaugh maps

#### Don't-care K-map example

• Minimize  $f(a, b, c, d) = \sum (1, 3, 8, 9, 10, 11, 13) + d(5, 7, 15)$ 

• 
$$f(a, b, c, d) = a \overline{b} + d$$

Boolean algebra Simplification Karnaugh maps

# CMOS

- Refer to M. Morris Mano and Charles R. Kime. Logic and Computer Design Fundamentals. Prentice-Hall, NJ, fourth edition, 2008
- http://www.writphotec.com/mano/
- CMOS supplement
- Optimization supplement
- qm.py at http://ziyang.eecs.northwestern.edu/ $\sim$ dickrp/tools.html

# Outline

- 1. Transistors in digital systems
- 2. Homework
- 3. Two-level logic
- 4. Homework

## Intractable problems reading assignment

- Michael R. Garey and David S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman & Company, NY, 1979
- Chapter 1, Sections 1–5
- Introduces the concept of intractable problems
- Many problems in digital design are intractable
  - Too hard to solve optimally in a reasonable amount of time
- Use heuristics

#### Computer Geek Culture

Python and perl