Advanced Digital Logic Design – EECS 303

http://ziyang.eecs.northwestern.edu/eecs303/

Teacher:	Robert Dick
Office:	L477 Tech
Email:	dickrp@northwestern.edu
Phone:	847–467–2298



NORTHWESTERN UNIVERSITY

Outline

- 1. Review of state minimization
- 2. Registers and counters
- 3. Asynchronous finite state machines

Minimization of incompletely specified FSMs

CS	NS(0)	NS(1)	OUT
А	А	Х	1
В	В	С	1
С	С	А	Х
D	А	D	0

Reason for prime compatibles

Consider the following maximal compatibles

 $\begin{array}{c} \mathsf{AB}\\ \mathsf{BC}\\ \mathsf{CD}\\ \mathsf{BE} \to \mathsf{BC} \end{array}$

Minimization stages

- State table
- Implication chart
- Maximal cliques (for larger problems)
 - Largest fully connected subgraphs
- Maximal compatibles
- Prime compatibles
- Binate covering

Outline

- 1. Review of state minimization
- 2. Registers and counters
- 3. Asynchronous finite state machines

Registers and counters

- Once you understand flip-flops and FSM design, registers and counters are easy
- Shift registers can shift contents left or right
- Registers
 - Commonly a group of D flip-flops written and read simultaneously
- Counters
 - FSMs that have only a clock input
 - Can count up or down in some binary number system
 - Can also cyclicly shift a one through flip-flops (ring counter)

Multiple-output pseudo-NFAs

- Similar to standard NFAs
- Have multiple accept states
- Simple translation to Moore machines
- Going from DFAs to Mealy machines is more complicated

Synchronous vs. asynchronous design State assignment State variable synthesis

Outline

- 1. Review of state minimization
- 2. Registers and counters
- 3. Asynchronous finite state machines

Section outline

Synchronous vs. asynchronous design State assignment State variable synthesis

 Asynchronous finite state machines Synchronous vs. asynchronous design State assignment State variable synthesis

Synchronous vs. asynchronous design State assignment State variable synthesis


Synchronous vs. asynchronous design

- Synchronous design makes a lot of problems disappear
- Glitches not fatal
- FSM design easier
- However, things are likely to change soon

Synchronous vs. asynchronous design State assignment State variable synthesis




Synchronous vs. asynchronous design State assignment State variable synthesis



Synchronous vs. asynchronous design State assignment State variable synthesis




Synchronous vs. asynchronous design State assignment State variable synthesis




Asynchronous finite state machines

Synchronous vs. asynchronous design



Synchronous vs. asynchronous design State assignment State variable synthesis




Synchronous vs. asynchronous design State assignment State variable synthesis


Globally asynchronous, locally synchronous (GALS)

- Complete flexibility in region frequencies
- Reputation for inefficient communication
- However, results always improving
- Asynchronous circuits traditionally skipped
- However, you will encounter them in interface circuits and are likely to encounter them more and more frequently
- Asynchronous design likely to become increasingly important

Synchronous vs. asynchronous design State assignment State variable synthesis


Synchronous vs. asynchronous FSMs





Synchronous vs. asynchronous design State assignment State variable synthesis

Synchronous system




Synchronous vs. asynchronous design State assignment State variable synthesis

Differences from synchronous circuits

- Avoid critical races (more later)
- Avoid glitches
- State can be a function of input as well as state variables
- May need to do state splitting

Synchronous vs. asynchronous design State assignment State variable synthesis

Asynchronous machine block diagram



Section outline

Synchronous vs. asynchronous design State assignment State variable synthesis

Asynchronous finite state machines Synchronous vs. asynchronous design State assignment State variable synthesis


Synchronous vs. asynchronous design State assignment State variable synthesis

Asynchronous FSM state assignment

- For synchronous FSMs, state assignment impacts area and power consumption
- For asynchronous FSMs, incorrect state assignment results in incorrect behavior
- A *race* is a condition in which the behavior of the circuit is decided by the relative switching speeds of two state variables
- An asynchronous FSM with races will not behave predictably
- Avoid *critical races*, races which result in different end states depending on variable change order


Synchronous vs. asynchronous design State assignment State variable synthesis

Incorrect asynchronous assignment




Synchronous vs. asynchronous design State assignment State variable synthesis

Asynchronous FSM state assignment



- Becomes trapped in 01 or 10
- Which one?
 - Random

Synchronous vs. asynchronous design State assignment State variable synthesis




Synchronous vs. asynchronous design State assignment State variable synthesis

- Two input bits
- When a particular input leads to a state, maintaining that input should generally keep one in the state
 - E.g., 01 for *g*
- Will show exception later

Synchronous vs. asynchronous design State assignment State variable synthesis

- f adjacent to g, h, and i
- g adjacent to f and i
- h adjacent to f and i
- i adjacent to f, g, and h
- Four states $\rightarrow \lceil \lg(4) \rceil = 2$ state variables
- · However, in 2D space, each point is adjacent to only two others
- Need at least 3D


Synchronous vs. asynchronous design State assignment State variable synthesis



Synchronous vs. asynchronous design State assignment State variable synthesis

- Need all adjacent states in AFSM to be adjacent
- i to f transition could be trapped in g!
- What to do for a graph with too many connections?
- Split states and hop through some states to reach others

Synchronous vs. asynchronous design State assignment State variable synthesis



Synchronous vs. asynchronous design State assignment State variable synthesis

current state	next state			
Slale	00	01	10	11
f	f	g	f	f
g	f	g	i ₂	i ₂
h_1	h_1	h_1	f	h_2
h_2	h ₂	h ₂	h_1	i ₁
i ₁	f	h ₂	i ₁	i ₁
i ₂	i ₁	i ₁	i ₂	i ₂

Synchronous vs. asynchronous design State assignment State variable synthesis


AFSM synthesis redundancy

- Even if AFSM has a fully connected adjacent state assignment there are still additional complications
- State variables must have stable transitions
- E.g., for a SOP implementation, every state pair that is connected in the state transition graph must me covered by at least one cube
- Hazards may cause incorrect operation for AFSMs

Synchronous vs. asynchronous design State assignment State variable synthesis

AFSM transition stability

Given that f(a, b, c) is a state variable



Synchronous vs. asynchronous design State assignment State variable synthesis

AFSM design summary

- AFSMs immediately react to input changes
- No need to worry about clock
- However, design more complicated
- Stability
- Unstable states must have appropriate (no glitches) outputs
- Adjacent states must have adjacent assignments
- Glitches on state variables may be fatal

Section outline

Synchronous vs. asynchronous design State assignment State variable synthesis

3. Asynchronous finite state machines

Synchronous vs. asynchronous design State assignment State variable synthesis

Synchronous vs. asynchronous design State assignment State variable synthesis

Debouncing

- Recall previous method of debouncing switch
- Consider SPDT (single pole, double throw) switch
- Pull-up/Pull-down resistors?
- Latches?

Synchronous vs. asynchronous design State assignment State variable synthesis

Glitches on state variables in AFSMs

- Can uses latches in similar way
- Additional advantage: Separate sequential and combinational logic. feedback requirements reduced
- Disadvantage: May require more logic
- Consider the example

Synchronous vs. asynchronous design State assignment State variable synthesis


AFSM design example

- Design a two-input machine (LM)
 - Output 1 iff L is low and M was high at some time during most recent L high period
 - Output 0 otherwise
 - Let's build two AFSMs to solve this problem
 - One will use global feedback
 - One will use RS latches

Synchronous vs. asynchronous design State assignment State variable synthesis

Multiple input example

Initial multiple input FSM state diagram



State Diagram Robert Dick Advanced Digital Logic Design


Synchronous vs. asynchronous design State assignment State variable synthesis

State table

Present	Next State			Output	
State	00	01	10	11	
S ₀	S ₀	S ₁	S ₂	S ₃	1
S ₁	S ₀	S ₃	S_1	S_5	0
S ₂	S ₁	S ₃	S_2	S ₄	1
S ₃	S ₁	S ₀	S_4	S_5	0
S ₄	S ₀	S_1	S_2	S_5	1
S ₅	S ₁	S_4	S ₀	S_5	0

Synchronous vs. asynchronous design State assignment State variable synthesis

Implication chart



Synchronous vs. asynchronous design State assignment State variable synthesis

Simplified state table

Present	Next State			Output	
State	00	01	10	11	
S ₆	S ₆	S ₁	S_2	S_7	1
S ₁	S ₆	S_7	S ₁	S_7	0
S ₂	S ₁	S_7	S_2	S ₆	1
S ₇	S ₁	S_6	S_6	S_7	0