Introduction to	Computer	Engineering	– EECS	203
		tern.edu/~dickrp		

Instructor:	Robert Dick	TA:	Neal Oza
Office:	L477 Tech	Office:	Tech. Inst. L375
Email:	dickrp@northwestern.edu	Phone:	847-467-0033
Phone:	847–467–2298	Email:	nealoza@u.northwestern.edu

TT: David Bild Office: Tech. Inst. L470 Phone: 847-491-2083 Email: d-bild@northwestern.edu



### NORTHWESTERN UNIVERSITY

Encoder example

Pressed $(i_2, i_1, i_0)$	$Code\;(o_1,o_0)$
000	00
001	01
010	10
011	XX
100	11
101	XX
110	XX
111	XX

Implementation?

	Encoders <b>Decoders</b> Multiplexers Homework	
Decoders		

R. Dick Introduction to Computer Engineering – EECS 203

Need to map back from encoded signal to state

Pressed $(i_1, i_0)$	$Code(o_3, o_2, o_1, o_0)$
00	0001
01	0010
10	0100
11	1000

o<sub>0</sub> isn't always used. Why? Most straightforward implementation?

7	R. Dick	Introduction to Computer Engineering – EECS 203
	Encoders <b>Decoders</b> Multiplexers Homework	
Decoder i	implementation effic	ciency

R. Dick Introduction to Computer Engineering – EECS 203

- n NOTs
- $n^2$  *n*-input ANDS
- $\mathcal{O}\left(n^{2}\right)$
- Can't do this for large number of inputs!
- Instead, decompose into multi-level implementation

Encoders
<ul> <li>Assume you have n one-bit signals</li> </ul>
<ul> <li>Only one signal can be 1 at a time</li> </ul>
• How many states can you be in?
• How many signals are required to encode all those states?



R. Dick Introduction to Computer Engineering – EECS 203

	Encoders Decoders Multiplexers Homework		
Priority encoder			


What if we want the highest-order high signal to dominate?

Pressed $(i_3, i_2, i_1)$	Code $(o_1, o_0)$
000	00
001	01
010	10
011	10
100	11
101	11
110	11
111	11

What impact on implementation efficiency?

Encoders Decoders Multiplexers Homework

Straight-forward decoder implementation



Dick Introduction to Computer Engineering - EECS 203

B Dick Introduction to Computer Engineering – EECS 203

## Multilevel decoder implementation


Starting point
$o_0 = \overline{i_2}  \overline{i_1}  \overline{i_0}$
$o_1 = \overline{i_2}  \overline{i_1}  i_0$
$o_2 = \overline{i_2} i_1 \overline{i_0}$
$o_3 = \overline{i_2} i_1 i_0$
$o_4 = i_2 \overline{i_1} \ \overline{i_0}$
$o_5 = i_2 \overline{i_1} i_0$
$o_6 = i_2 i_1 \overline{i_0}$
$o_7 = i_2 i_1 i_0$

Encoders <b>Decoders</b> Multiplexers Homework	
Multilevel decoder implemen	tation

$o_0 = \overline{i_2} \left( \overline{i_1}  \overline{i_0}  \right)$
$o_1 = \overline{i_2} \left( \overline{i_1} \ i_0 \right)$
$o_2 = \overline{i_2} \left( i_1 \overline{i_0} \right)$
$o_3 = \overline{i_2} \left( i_1 i_0 \right)$
$o_4 = i_2(\overline{i_1} \ \overline{i_0})$
$o_5 = i_2(\overline{i_1} i_0)$
$o_6=i_2(i_1\overline{i_0})$
$o_7 = i_2(i_1i_0)$

### Reuse terms! Schematic?

11	IV. DICK	introduction to computer Engineering - EECS 205
	Encoders	
	Decoders Multiplexers	
	Homework	
Logic gate MUX		
Logic Bate mont		



However, there is another way...

14	R.	Dick	Intr	oduction to Computer Engineering – EECS 203
	Enco Deco <b>Multiple</b> Home	ders xers		
MUX truth table				
	,	,	c	
	$\frac{l_1}{0}$	<i>I</i> <sub>0</sub> 0	C 0	Z 0
	0	0	1	0
	Õ	1	0	1
	0	1	1	0
	1	0	0	0
	1	0	1	1
	1	1	0	1
	1	1	1	1


Encoders Decoders	
Multiplexers Homework	
Review: Other TG diagram	

16

R. Dick Introduction to Computer Engin

ing - EECS 203

ing - EECS 2



Introduction to Computer Enginee

P Dick

# Multiplexers or selectors

• Routes one of  $2^n$  inputs to one output

- *n* control lines
- Can implement with logic gates

Encoders Decoders <b>Multiplexers</b> Homework	
MUX functional table	

R Dick




Review: CMOS transmission gate (TG)


R Dick Introdu

ction to Con

ing - EECS 203




#### R. Dick Introduction to Computer Engineering – EECS 203



#### Deca Multiple Home


## MUX using TGs




R. Dick Introduction to Computer Engineering – EECS 203


#### Decoders Multiplexers Homework

Alternative hierarchical MUX implementation










Multip

Introduction to Computer Engineering - EECS 203

# MUX examples



MUX examples  $I_{0} \rightarrow I_{1}$   $I_{2} \rightarrow I_{3}$   $I_{4} \rightarrow I_{5}$   $I_{6} \rightarrow I_{7}$   $I_{7} \rightarrow I_{7}$   $I_{6} \rightarrow I_{7}$   $I_{7} \rightarrow I_{7}$   $I_{6} \rightarrow I_{7}$   $I_{7} \rightarrow I_{7}$  $I_{7} \rightarrow$ 

 $Z = \overline{A} \overline{B} \overline{C} I_0 + \overline{A} \overline{B} C I_1 + \overline{A} \overline{B} \overline{C} I_2 + \overline{A} \overline{B} C I_3 + A\overline{B} \overline{C} I_4 + A\overline{B} C I_5 + A\overline{B} \overline{C} I_6 + A\overline{B} C I_7$ 

R. Dick Introduction to Computer Engineering – EECS 203

R. Dick Introduction to Computer Engineering – EECS 203

Encoders Decoders Multiplexers Homework

• A  $2^n : 1$  MUX can implement any function of n variables

R. Dick Introduction to Computer Engineering – EECS 203

• A 2<sup>n-1</sup> : 1 can also be used


• Use remaining variable as an input to the MUX

$$F(A, B, C) = \sum_{a} (0, 2, 6, 7)$$
$$= \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + AB\overline{C} + AB\overline{C}$$

	Encoders Decoders <b>Multiplexers</b> Homework		
Truth table			

А	В	С	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

o table	implementation	
1		




Encoders Decoders Multiplexers	
Homework MUX example	
interv example	


$$F(A, B, C) = \sum_{a} (0, 2, 6, 7)$$
$$= \overline{A} \overline{B} \overline{C} + \overline{A} B \overline{C} + A B \overline{C} + A B \overline{C}$$

Therefore,

 $\overline{A} \overline{B} \to F = \overline{C}$  $\overline{A} B \to F = \overline{C}$  $A\overline{B} \to F = 0$  $AB \to F = 1$ 







Introduction to Computer Engi

	E D Mult Ho
Truth table	

Lookur

А	В	С	F		
0	0	0	1		
0	0	1	0		
0	1	0	1		
0	1	1	0 0		
1	0	0	0		
1	0	1	0		
1	1	0	1		
1	1	1	1		
	$F = \overline{C}$				

Encoders Decoders <b>Multiplexers</b> Homework	
Demultiplexer (DMUX) definitions	

ng - FECS 203

ng – EECS 20

- FECS 203


• Closely related to *decoders* 

- n control signals
- Single data input can be routed to one of  $2^n$  outputs

R. Dick Introduction

Mult

DMUXs similar to decoders




Use extra input to control output signal

## Demultiplexer


36

42




Deco Multiple Home

### Decoders Multiplexers Homework



What if an output is not connected to any input?




Encoders Decoders Multiplears Homework Example function


 $\begin{aligned} F_1 &= \overline{A} \,\overline{B} \, CD + \overline{A} \, B \,\overline{C} \, D + ABCD \\ F_2 &= AB \,\overline{C} \,\overline{D} + ABC = AB \,\overline{C} \,\overline{D} + ABC \overline{D} + ABCD \\ F_3 &= \overline{A} + \overline{B} + \overline{C} + \overline{D} = \overline{ABCD} \end{aligned}$ 

R. Dick Introduction to Computer Engineering – EECS 203

#### Decoders Multiplexers Homework




# Review: Consider undriven inverter inputs



Decoders Microders Hamework Demultiplexers as building blocks

R Dick




R. Dick Introduction to Computer Engineering – EECS 203

aduction to Computer Engineering - FECS 203

Demultiplexers as building blocks

41

43



## Status

#### Decoders Multiplexers

## • CMOS

- Switch-based and gate-based design
- Two-level minimization
- Encoders
- Decoder
- Multiplexers
- Demultiplexers

Is anything still unclear? Then let's do some examples!

### Lab three

45

- Requires error detection
- Read Section 1.4 in the book
- How to build an error injector, i.e., a conditional inverter?
- How to build a two-input parity gate?
- How to build a three-input parity gate from two-input parity gates?
- How to detect even number of ones?

44	R. DICK	Introduction to Computer Engineering – EECS 203
	Encoders	
	Multiplexers Homework	
	Homework	
Reading assignment		
0 0		

Computer geek culture reference

ction to Computer Engineering - EECS 203

• M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, fourth edition, 2008

R. Dick Introduction to Computer Engineering – EECS 203

• Sections 1.2–1.7

47

• Cliff Stoll. *The Cukoo's Egg.* Bantam Doubleday Dell Publishing Group, 1989

R. Dick Introduction to Computer Engineering – EECS 203