	//ziyang.eecs.northwes		eering – EECS 203 ı/~dickrp/eecs203/
Instructor: Office: Email: Phone:	Robert Dick L477 Tech dickrp@northwestern.edu 847–467–2298	TA: Office: Phone: Email:	Neal Oza Tech. Inst. L375 847-467-0033 nealoza@u.northwestern.edu
		TT: Office: Phone: Email:	

NORTHWESTERN UNIVERSITY

Flip-flop introduction

- Stores, and outputs, a value
- Puts a special clock signal in charge of timing
- Allows output to change in response to clock transition
- More on this later
 - Timing and sequential circuits

Memory


• Combinational logic outputs a function of inputs, only

• Sequential logic outputs a function of inputs and state


Dick

- State is remembered
- Consider a sequential vending machine
- Feedback and memory

ing - EECS 203




- Feedback is the root of memory
- Can compose a simple loop from NOT gates
- However, there is no way to switch the value
- R. Dick In tion to Computer Engineering – EECS 203



R Dick Introd






R Dick Introduction to Computer Engin

ng - EECS 2

Ring oscillators




ng – EECS 20

ing - FECS 203

iter Engir

Reset/set latch




• However, potential for timing problems


R. Dick Inte - EECS 2

н

Reset/set timing

11





Latches

Clocking terms

- Clock Rising edge, falling edge, high level, low level, period
- Setup time: Minimum time before clocking event by which input must be stable ($\mathcal{T}_{SU})$

nuter Eng


ng - FECS 203

• Hold time: Minimum time after clocking event for which input must remain stable (T_H)

R Dick


• Window: From setup time to hold time

Gated RS latch



tion to Computer Eng

Gated RS latch



Clocks


Memory element properties

Туре	Inputs sampled	Outputs valid
Unclocked latch	Always	LFT
Level-sensitive latch	Clock high $(T_{SII} \text{ to } T_H)$ around falling clock edge	LFT
Edge-triggered flip-flop	Clock low-to-high transition $(T_{SU} \text{ to } T_H)$ around rising clock edge	Delay from rising edge

R. Dick Introduction to Computer Engineering – EECS 203

ion to Computer Engineering - FECS 20





Summary

- MemoryLatches
- Flip-flops (more on these later)

- M. Morris Mano and Charles R. Kime. *Logic and Computer Design Fundamentals*. Prentice-Hall, NJ, fourth edition, 2008
- Sections 5.1–5.7
- Sections 6.1–6.4

1	Memory Latches Clocks Homevork
	Computer geek culture reference

R. Dick Introduction to Computer Engineering – EECS 203

R. Dick Introduction to Computer Engineering – EECS 203

Computer security

- PGP
- (Open)SSH
- (Type II) remailers
- Wireshark
- Crack

23

R. Dick Introduction to Computer Engineering – EECS 203