## PIC16C63A/65B/73B/74B

### 4.0 MEMORY ORGANIZATION

### 4.1 Program Memory Organization

The PIC16C63A/65B/73B/74B has a 13-bit program counter capable of addressing an $8 \mathrm{~K} \times 14$ program memory space. All devices covered by this data sheet have $4 \mathrm{~K} \times 14$ bits of program memory. The address range is $0000 \mathrm{~h}-0$ FFFh for all devices.
Accessing a location above OFFFh will cause a wraparound.
The RESET vector is at 0000 h and the interrupt vector is at 0004 h .

FIGURE 4-1: $\quad$ PIC16C63A/65B/73B/74B PROGRAM MEMORY MAP AND STACK


### 4.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). Bits RP1 and RPO are the bank select bits.
RP1:RP0 (STATUS<6:5>)
$=00 \rightarrow$ Bank0
$=01 \rightarrow$ Bank 1
$=10 \rightarrow$ Bank2
$=11 \rightarrow$ Bank3
Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the SFRs. Above the SFRs are GPRs, implemented as static RAM.
All implemented banks contain SFRs. Frequently used SFRs from one bank may be mirrored in another bank for code reduction and quicker access.

Note: Maintain the IRP and RP1 bits clear in these devices.

### 4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register (FSR) (Section 4.5).

## PIC16C63A/65B/73B/74B

FIGURE 4-2: REGISTER FILE MAP

| File <br> Address |  |  | File Address |
| :---: | :---: | :---: | :---: |
| 00h | INDF ${ }^{(1)}$ | INDF ${ }^{(1)}$ | 80h |
| 01h | TMR0 | OPTION_REG | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | PORTC | TRISC | 87h |
| 08h | PORTD ${ }^{(2)}$ | TRISD ${ }^{(2)}$ | 88h |
| 09h | PORTE ${ }^{(2)}$ | TRISE ${ }^{(2)}$ | 89h |
| OAh | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | 8Ch |
| 0Dh | PIR2 | PIE2 | 8Dh |
| 0Eh | TMR1L | PCON | 8Eh |
| OFh | TMR1H |  | 8Fh |
| 10h | T1CON |  | 90h |
| 11h | TMR2 |  | 91h |
| 12h | T2CON | PR2 | 92h |
| 13h | SSPBUF | SSPADD | 93h |
| 14h | SSPCON | SSPSTAT | 94h |
| 15h | CCPR1L |  | 95h |
| 16h | CCPR1H |  | 96h |
| 17h | CCP1CON |  | 97h |
| 18h | RCSTA | TXSTA | 98h |
| 19h | TXREG | SPBRG | 99h |
| 1 Ah | RCREG |  | 9Ah |
| 1Bh | CCPR2L |  | 9Bh |
| 1Ch | CCPR2H |  | 9Ch |
| 1Dh | CCP2CON |  | 9Dh |
| 1Eh | ADRES ${ }^{(3)}$ |  | 9Eh |
| 1Fh | ADCON0 ${ }^{(3)}$ | ADCON1 ${ }^{(3)}$ | 9Fh |
| 20h |  |  | AOh |
|  | General <br> Purpose <br> Register | General <br> Purpose <br> Register |  |
| 7Fh |  |  | FFh |
|  | Bank 0 | Bank 1 |  |

Unimplemented data memory locations, read as ' 0 '.

Note 1: Not a physical register.
2: These registers are not implemented on the PIC16C63A/73B, read as '0'.
3: These registers are not implemented on the PIC16C63A/65B, read as ' 0 '.

### 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.
The Special Function Registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

## PIC16C63A/65B/73B/74B

### 4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.
The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z , DC or $C$ bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\mathrm{TO}}$ and $\overline{\mathrm{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.
For example, CLRF STATUS will clear the upper three bits and set the $Z$ bit. This leaves the STATUS register as 000 u uluu (where $\mathrm{u}=$ unchanged).

It is recommended that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, C or DC bits in the STATUS register. For other instructions which do not affect status bits, see the "Instruction Set Summary."

Note 1: These devices do not use bits IRP and RP1 (STATUS $<7: 6>$ ), maintain these bits clear to ensure upward compatibility with future products.
2: The $C$ and $D C$ bits operate as $\overline{b o r r o w}$ and digit borrow bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03h, 83h)

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IRP}^{(1)}$ | $\mathrm{RP} 1^{(1)}$ | RP0 | $\overline{\mathrm{TO}}$ | $\overline{\mathrm{PD}}$ | Z | DC | $\mathrm{C}^{(2)}$ |

bit $7 \quad \operatorname{IRP}^{(1)}$ : Register Bank Select bit (used for indirect addressing)
1 = Bank 2, 3 (100h-1FFh)
$0=$ Bank 0, 1 ( $00 \mathrm{~h}-\mathrm{FFh}$ )
bit 6-5 RP1 ${ }^{(1)}$ : RPO: Register Bank Select bits (used for direct addressing)
11 = Bank 3 (180h - 1FFh)
$10=$ Bank 2 (100h-17Fh)
01 = Bank 1 ( $80 \mathrm{~h}-\mathrm{FFh}$ )
00 = Bank 0 (00h-7Fh) Each bank is 128 bytes
bit $4 \quad \overline{\text { TO}}$ : Time-out bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
$0=$ A WDT time-out occurred
bit $3 \quad \overline{\mathrm{PD}}$ : Power-down bit
$1=$ After power-up or by the CLRWDT instruction
$0=$ By execution of the SLEEP instruction
bit $2 \quad$ Z: Zero bit
$1=$ The result of an arithmetic or logic operation is zero
$0=$ The result of an arithmetic or logic operation is not zero
bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for $\overline{\text { borrow }}$ the polarity is reversed)
$1=$ A carry-out from the 4th low order bit of the result occurred
$0=$ No carry-out from the 4th low order bit of the result
bit $0 \quad C^{(2)}$ : Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
$1=$ A carry-out from the most significant bit of the result occurred
$0=$ No carry-out from the most significant bit of the result occurred
Note 1: Maintain the IRP and RP1 bits clear.
2: For borrow and digit borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

## PIC16C63A/65B/73B/74B

### 14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 14-1 shows the opcode field descriptions.
For byte-oriented instructions, ' $f$ ' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.
The destination designator specifies where the result of the operation is to be placed. If ' $d$ ' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.
For bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while ' $f$ ' represents the address of the file in which the bit is located.

For literal and control operations, ' $k$ ' represents an eight or eleven bit constant or literal value.

| TABLE 14-1: OPCODE FIELD DESCRIPTIONS |  |
| :---: | :---: |
| Field | Description |
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1 ) <br> The assembler will generate code with $x=0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; $d=0$ : store result in W , $d=1$ : store result in file register $f$. <br> Default is $\mathrm{d}=1$ |
| label | Label name |
| TOS | Top-of-Stack |
| PC | Program Counter |
| PCLATH | Program Counter High Latch |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer/Counter |
| TO | Time-out bit |
| $\overline{\mathrm{PD}}$ | Power-down bit |
| dest | Destination either the W register or the specified register file location |
| [ ] | Options |
| ( ) | Contents |
| $\rightarrow$ | Assigned to |
| < > | Register bit field |
| $\epsilon$ | In the set of |
| italics | User defined term (font is courier) |

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz , the normal instruction execution time is $1 \mu \mathrm{~s}$. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is $2 \mu \mathrm{~s}$.
Table 14-2 lists the instructions recognized by the MPASM ${ }^{\text {TM }}$ assembler.
Figure 14-1 shows the general formats that the instructions can have.

## Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

## 0xhh

where h signifies a hexadecimal digit.
FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS
Byte-oriented file register operations

$d=0$ for destination $W$
$d=1$ for destination $f$
$f=7$-bit file register address

Bit-oriented file register operations

| 13 | 109 |  | 0 |
| :--- | :--- | :--- | :--- |
| OPCODE | $\mid b$ (BIT \#) | f (FILE \#) |  |

b $=3$-bit bit address
$f=7$-bit file register address

Literal and control operations
General

$\mathrm{k}=8$-bit immediate value

CALL and GOTO instructions only

| 13 | 10 | 0 |
| :---: | :--- | :--- |
| OPCODE | k (literal) |  | $\mathrm{k}=11$-bit immediate value

## PIC16C63A/65B/73B/74B

TABLE 14-2: PIC16CXX INSTRUCTION SET

| Mnemonic, Operands |  | Description | Cycles | 14-Bit Opcode |  |  |  | Status <br> Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MSb |  |  | LSb |  |  |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDWF | f, d | Add $W$ and $f$ | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | $f$ | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0000 | 0011 | Z |  |
| COMF | $\mathrm{f}, \mathrm{d}$ | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f , Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff |  | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff |  | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff |  |  |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 |  |  |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | C | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | C | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff |  | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| BCF | f, b | Bit Clear f | 1 | 01 | 00 bb | bfff | ffff |  | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | £fff |  | 1,2 |
| BTFSC | f, b | Bit Test f , Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff |  | 3 |
| BTFSS | f, b | Bit Test f , Skip if Set | 1 (2) | 01 | 11 bb | bfff | ffff |  | 3 |
| LITERAL AND CONTROL OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z |  |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z |  |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk |  |  |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |  |
| GOTO | k | Go to address | 2 | 10 | 1 kkk | kkkk | kkkk |  |  |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z |  |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk |  |  |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 |  |  |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk |  |  |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 |  |  |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |  |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z |  |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z |  |

Note 1: When an I/O register is modified as a function of itself ( e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
2: If this instruction is executed on the TMRO register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned to the Timer0 Module.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro ${ }^{\text {TM }}$ Mid-Range MCU Family Reference Manual (DS33023).

## PIC16C63A/65B/73B/74B

### 14.1 Instruction Descriptions

| ADDLW | Add Literal and W |
| :--- | :--- |
| Syntax: | $[$ label ADDLW k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $(\mathrm{W})+\mathrm{k} \rightarrow(\mathrm{W})$ |
| Status Affected: | $\mathrm{C}, \mathrm{DC}, \mathrm{Z}$ |


| ANDWF | AND W with f |
| :---: | :---: |
| Syntax: | [label] ANDWF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | (W) .AND. (f) $\rightarrow$ (destination) |
| Status Affected: | Z |
| Description: | AND the W register with register ' $f$ '. If ' d ' is 0 , the result is stored in the W register. If ' $d$ ' is 1 , the result is stored back in register 'f'. |


| ADDWF | Add W and $\mathbf{f}$ |
| :--- | :--- |
| Syntax: | $[$ [label] ADDWF $f, d$ |
| Operands: | $0 \leq f \leq 127$ <br> $d \in[0,1]$ |
| Operation: | (W) $+(f) \rightarrow$ (destination) <br> Status Affected: |
| C, DC, $Z$ |  |


| BCF | Bit Clear $\mathbf{f}$ |
| :--- | :--- |
| Syntax: | $[$ label BCF $\quad \mathrm{f}, \mathrm{b}$ |
| Operands: | $0 \leq \mathrm{f} \leq 127$ |
|  | $0 \leq \mathrm{b} \leq 7$ |
| Operation: | $0 \rightarrow(\mathrm{f}<\mathrm{b}>)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |


| ANDLW | AND Literal with W |
| :--- | :--- |
| Syntax: | $[/ a b e /]$ ANDLW k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | (W).AND. $(\mathrm{k}) \rightarrow(\mathrm{W})$ |
| Status Affected: | Z |
| Description: | The contents of W register are <br>  <br>  <br>  <br>  <br> AND'ed with the eight bit literal k '. <br> The result is placed in the W register. |


| BSF | Bit Set f |
| :--- | :--- |
| Syntax: | $[$ labe $]$ BSF $\quad \mathrm{f}, \mathrm{b}$ |
| Operands: | $0 \leq \mathrm{f} \leq 127$ |
|  | $0 \leq \mathrm{b} \leq 7$ |
| Operation: | $1 \rightarrow(\mathrm{f}<\mathrm{b}>)$ |
| Status Affected: | None |
| Description: | Bit ' $b$ ' in register ' $f$ ' is set. |

## PIC16C63A/65B/73B/74B

| BTFSS | Bit Test $f$, Skip if Set |
| :--- | :--- |
| Syntax: | $[$ labe $]$ BTFSS $f, b$ |
| Operands: | $0 \leq f \leq 127$ <br> $0 \leq b<7$ |
| Operation: | skip if $(f<b>)=1$ |
| Status Affected: | None |
| Description: | If bit 'b' in register ' $f$ ' is ' 0 ', the next <br> instruction is executed. <br> If bit ' $b$ ' is ' 1 ', then the next instruction <br> is discarded and a NOP is executed <br> instead making this a 2Tcy instruction. |


| CLRF | Clear f |
| :---: | :---: |
| Syntax: | [label] CLRF f |
| Operands: | $0 \leq f \leq 127$ |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow(\mathrm{f}) \\ & \mathrm{T} \rightarrow \mathrm{Z} \end{aligned}$ |
| Status Affected: | Z |
| Description: | The contents of register ' f ' are cleared and the $Z$ bit is set. |


| CLRW | Clear W |
| :--- | :--- |
| Syntax: | $[$ label $]$ CLRW |
| Operands: | None |
| Operation: | $00 \mathrm{~h} \rightarrow(\mathrm{~W})$ |
|  | $1 \rightarrow \mathrm{Z}$ |
| Status Affected: | Z |
| Description: | W register is cleared. Zero bit (Z) is <br> set. |
|  |  |


| CLRWDT | Clear Watchdog Timer |
| :--- | :--- |
| Syntax: | $[$ label] CLRWDT |
| Operands: | None |
| Operation: | $00 \mathrm{~h} \rightarrow$ WDT <br> $0 \rightarrow$ WDT prescaler, <br>  <br> Status Affected: |
| $1 \rightarrow \overline{\mathrm{TO}}$ <br> Description: <br> $\mathrm{TO}, \overline{\mathrm{PD}}$ |  |
|  | CLRWD instruction resets the Watch- <br> dog Timer. It also resets the prescaler <br> of the WDT. Status bits $\overline{\text { TO }}$ and $\overline{\mathrm{PD}}$ <br> are set. |
|  |  |

## PIC16C63A/65B/73B/74B

| COMF | Complement f |
| :---: | :---: |
| Syntax: | [ label] COMF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | $(\overline{\mathrm{f}}) \rightarrow$ (destination) |
| Status Affected: | Z |
| Description: | The contents of register ' $f$ ' are complemented. If ' $d$ ' is 0 , the result is stored in W. If ' $d$ ' is 1 , the result is stored back in register ' f '. |


| GOTO | Unconditional Branch |
| :---: | :---: |
| Syntax: | [ label] GOTO k |
| Operands: | $0 \leq k \leq 2047$ |
| Operation: | $\begin{aligned} & \mathrm{k} \rightarrow \mathrm{PC}<10: 0> \\ & \mathrm{PCLATH}<4: 3>\rightarrow \mathrm{PC}<12: 11> \end{aligned}$ |
| Status Affected: | None |
| Description: | GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. |


| DECF | Decrement $\mathbf{f}$ |
| :--- | :--- |
| Syntax: | $[l a b e /]$ DECF $f, \mathrm{~d}$ |
| Operands: | $0 \leq \mathrm{f} \leq 127$ <br> $\mathrm{~d} \in[0,1]$ |
| Operation: | (f) $-1 \rightarrow$ (destination) <br> Status Affected: |
| Z <br> Description:Decrement register ' $f$ '. If 'd' is 0 , the <br> result is stored in the W register. If ' $d$ ' <br> is 1, the result is stored back in <br> register ' $f$ '. |  |


| INCF | Increment f |
| :---: | :---: |
| Syntax: | [ label] INCF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | (f) $+1 \rightarrow$ (destination) |
| Status Affected: | Z |
| Description: | The contents of register ' f ' are incremented. If ' $d$ ' is 0 , the result is placed in the $W$ register. If ' $d$ ' is 1 , the result is placed back in register ' $f$ '. |


| DECFSZ | Decrement $\mathbf{f}$, Skip if $\mathbf{0}$ |
| :--- | :--- |
| Syntax: | $[$ label $]$ DECFSZ $\mathrm{f}, \mathrm{d}$ |
| Operands: | $0 \leq \mathrm{f} \leq 127$ <br> $\mathrm{~d} \in[0,1]$ |
| Operation: | (f) $-1 \rightarrow$ (destination); <br> skip if result $=0$ |
| Status Affected: | None |
| Description: | The contents of register ' f ' are decre- <br> mented. If ' $d$ ' is 0 , the result is placed <br> in the $W$ register. If 'd' is 1 , the result is <br> placed back in register ' $f$ '. |
|  | If the result is 1, the next instruction is <br> executed. If the result is 0 , then a Nop <br> is executed instead making it a 2 Tcy <br> instruction. |


| INCFSZ | Increment f, Skip if 0 |
| :--- | :--- |
| Syntax: | $[$ label ] INCFSZ f,d |
| Operands: | $0 \leq f \leq 127$ <br> $d \in[0,1]$ |
| Operation: | (f) $+1 \rightarrow$ (destination), <br> skip if result $=0$ |
| Status Affected: | None |
| Description: | The contents of register ' 'f' are incre- <br> mented. If 'd' is 0, the result is placed <br> in the $W$ register. If 'd' is 1 , the result is <br> placed back in register ' $f$ '. |
| If the result is 1 , the next instruction is |  |
| executed. If the result is 0, a Nop is |  |
| executed instead making it a 2 Tcy |  |
| instruction. |  |

## PIC16C63A/65B/73B/74B

| IORLW | Inclusive OR Literal with W |
| :--- | :--- |
| Syntax: | $[$ label ] IORLW k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $(\mathrm{W})$. OR. $\mathrm{k} \rightarrow(\mathrm{W})$ |
| Status Affected: | Z |
| Description: | The contents of the W register are <br> OR'ed with the eight bit literal ' k '. The <br> result is placed in the W register. |
|  |  |


| MOVLW | Move Literal to W |
| :---: | :---: |
| Syntax: | [ label] MOVLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | $\mathrm{k} \rightarrow$ (W) |
| Status Affected: | None |
| Description: | The eight bit literal ' $k$ ' is loaded into W register. The don't cares will assemble as 0 's. |


| IORWF | Inclusive OR W with f |
| :---: | :---: |
| Syntax: | [ label] IORWF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | (W) .OR. (f) $\rightarrow$ (destination) |
| Status Affected: | Z |
| Description: | Inclusive OR the W register with register ' $f$ '. If ' $d$ ' is 0 the result is placed in the $W$ register. If 'd' is 1 the result is placed back in register ' $f$ '. |


| MOVWF | Move W to $\mathbf{f}$ |
| :--- | :--- |
| Syntax: | $[$ label $] \quad$ MOVWF $\quad \mathrm{f}$ |
| Operands: | $0 \leq \mathrm{f} \leq 127$ |
| Operation: | $(\mathrm{W}) \rightarrow(\mathrm{f})$ |
| Status Affected: | None |
| Description: | Move data from W register to <br> register ' f '. |


| MOVF | Move $f$ |
| :--- | :--- |
| Syntax: | $[$ label $] \quad$ MOVF f,d |
| Operands: | $0 \leq f \leq 127$ <br> $d \in[0,1]$ |
| Operation: | (f) $\rightarrow$ (destination) <br> Status Affected: |
| Z |  |
| Description: | The contents of register $f$ are moved <br> to a destination dependant upon the <br> status of $d$. If $d=0$, destination is $W$ <br> register. If $d=1$, the destination is file <br> register $f$ itself. $d=1$ is useful to test a <br> file register since status flag $Z$ is <br> affected. |


| NOP | No Operation |
| :--- | :--- |
| Syntax: | $[$ label $]$ NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |

## PIC16C63A/65B/73B/74B

| RETFIE | Return from Interrupt |
| :--- | :--- |
| Syntax: | $[$ label $]$ RETFIE |
| Operands: | None |
| Operation: | TOS $\rightarrow \mathrm{PC}$, |
|  | $1 \rightarrow \mathrm{GIE}$ |
| Status Affected: | None |


| RETLW | Return with Literal in W |
| :--- | :--- |
| Syntax: | $[$ label ] RETLW k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $\mathrm{k} \rightarrow(\mathrm{W}) ;$ <br> $\mathrm{TOS} \rightarrow \mathrm{PC}$ |
| Status Affected: | None |
| Description: | The W register is loaded with the eight <br> bit literal l $k$. The program counter is <br> loaded from the top of the stack (the <br> return address). This is a two-cycle <br> instruction. |


| RETURN | Return from Subroutine |
| :--- | :--- |
| Syntax: | $[$ label ] RETURN |
| Operands: | None |
| Operation: | TOS $\rightarrow$ PC |
| Status Affected: | None |
| Description: | Return from subroutine. The stack is <br> POPed and the top of the stack (TOS) <br> is loaded into the program counter. |
|  | This is a two-cycle instruction. |


| RLF | Rotate Left fthrough Carry |
| :---: | :---: |
| Syntax: | [ label] RLF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | See description below |
| Status Affected: | C |
| Description: | The contents of register ' $f$ ' are rotated one bit to the left through the Carry Flag. If ' $d$ ' is 0 , the result is placed in the W register. If ' $d$ ' is 1 , the result is stored back in register ' f '. |
|  | $\leftarrow$ C Register $f$ - |


| RRF | Rotate Right fthrough Carry |
| :---: | :---: |
| Syntax: | [ label] RRF f,d |
| Operands: | $\begin{aligned} & 0 \leq \mathrm{f} \leq 127 \\ & \mathrm{~d} \in[0,1] \end{aligned}$ |
| Operation: | See description below |
| Status Affected: | C |
| Description: | The contents of register ' f ' are rotated one bit to the right through the Carry Flag. If ' $d$ ' is 0 , the result is placed in the W register. If 'd' is 1 , the result is placed back in register ' $f$ '. |


| Syntax: | [ label] SLEEP |
| :---: | :---: |
| Operands: | None |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \text { WDT, } \\ & 0 \rightarrow \text { WDT prescaler, } \\ & 1 \rightarrow \overline{\mathrm{TO},} \\ & 0 \rightarrow \overline{\mathrm{PD}} \end{aligned}$ |
| Status Affected: | $\overline{\mathrm{TO}}, \overline{\mathrm{PD}}$ |
| Description: | The power-down status bit, $\overline{\mathrm{PD}}$ is cleared. Time-out status bit, $\overline{\mathrm{TO}}$ is set. Watchdog Timer and its prescaler are cleared. <br> The processor is put into SLEEP mode with the oscillator stopped. See Section 13.8 for more details. |

## PIC16C63A/65B/73B/74B

| SUBLW | Subtract W from Literal |
| :--- | :--- |
| Syntax: | $[$ label $]$ SUBLW k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $\mathrm{k}-(\mathrm{W}) \rightarrow(\mathrm{W})$ |
| Status Affected: | $\mathrm{C}, \mathrm{DC}, \mathrm{Z}$ |
| Description: | The W register is subtracted (2's com- <br> plement method) from the eight bit lit- <br> eral ' k . The result is placed in the W <br> register. |


| SUBWF | Subtract W from f |
| :--- | :--- |
| Syntax: | $[$ label $]$ SUBWF f,d |
| Operands: | $0 \leq f \leq 127$ <br> $d \in[0,1]$ |
| Operation: | (f) $-(W) \rightarrow$ (destination) <br> Status Affected: |
| C, DC, Z |  |
| Description: | Subtract (2's complement method) $W$ <br> register from register ' $f$ '. If 'dd' is 0 , the <br> result is stored in the W register. If 'd' is <br> 1, the result is stored back in register ' $f$ '. |


| SWAPF | Swap Nibbles in f |
| :---: | :---: |
| Syntax: | [label] SWAPF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | $\begin{aligned} & (\mathrm{f}<3: 0>) \rightarrow(\text { destination }<7: 4>), \\ & (\mathrm{f}<7: 4>) \rightarrow(\text { destination }<3: 0>) \end{aligned}$ |
| Status Affected: | None |
| Description: | The upper and lower nibbles of register ' $f$ ' are exchanged. If ' $d$ ' is 0 , the result is placed in W register. If 'd' is 1 , the result is placed in register ' $f$ '. |


| XORLW | Exclusive OR Literal with W |
| :---: | :---: |
| Syntax: | [label] XORLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W).XOR. $\mathrm{k} \rightarrow$ (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are XOR'ed with the eight bit literal ' $k$ '. The result is placed in the W register. |


| XORWF | Exclusive OR W with f |
| :---: | :---: |
| Syntax: | [label] XORWF f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | (W) .XOR. (f) $\rightarrow$ (destination) |
| Status Affected: | Z |
| Description: | Exclusive OR the contents of the W register with register ' $f$ '. If ' $d$ ' is 0 , the result is stored in the W register. If 'd' is 1 , the result is stored back in register ' f '. |

