4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C63A/65B/73B/74B has a 13-bit program counter capable of addressing an $8K \times 14$ program memory space. All devices covered by this data sheet have $4K \times 14$ bits of program memory. The address range is 0000h - 0FFFh for all devices.

Accessing a location above 0FFFh will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C63A/65B/73B/74B PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). Bits RP1 and RP0 are the bank select bits.

RP1:RP0 (STATUS<6:5>)

- = 00 \rightarrow Bank0
- = 01 \rightarrow Bank1
- = 10 \rightarrow Bank2
- = 11 \rightarrow Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the SFRs. Above the SFRs are GPRs, implemented as static RAM.

All implemented banks contain SFRs. Frequently used SFRs from one bank may be mirrored in another bank for code reduction and quicker access.

| Note: | Maintain | the | IRP | and | RP1 | bits | clear | in |
|-------|-----------|-------|-----|-----|-----|------|-------|----|
| | these dev | vices | 5. | | | | | |

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register (FSR) (Section 4.5).

FIGURE 4-2:

REGISTER FILE MAP

| File Addres | SS | A | File ddress | | | |
|----------------|-----------------------|---------------------------------------|----------------|--|--|--|
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h | | | |
| 01h | TMR0 | OPTION REG | 81h | | | |
| 02h | PCL | PCL | 82h | | | |
| 03h | STATUS | STATUS | 83h | | | |
| 04h | FSR | FSR | 84h | | | |
| 05h | PORTA | TRISA | 85h | | | |
| 06h | PORTB | TRISB | 86h | | | |
| 07h | PORTC | TRISC | 87h | | | |
| 08h | PORTD ⁽²⁾ | TRISD ⁽²⁾ | 88h | | | |
| 09h | PORTE ⁽²⁾ | TRISE ⁽²⁾ | 89h | | | |
| 0Ah | PCLATH | PCLATH | 8Ah | | | |
| 0Bh | INTCON | INTCON | 8Bh | | | |
| 0Ch | PIR1 | PIE1 | 8Ch | | | |
| 0Dh | PIR2 | PIE2 | 8Dh | | | |
| 0Eh | TMR1L | PCON | 8Eh | | | |
| 0Fh | TMR1H | | 8Fh | | | |
| 10h | T1CON | | 90h | | | |
| 11h | TMR2 | | 91h | | | |
| 12h | T2CON | PR2 | 92h | | | |
| 13h | SSPBUF | SSPADD | 93h | | | |
| 14h | SSPCON | SSPSTAT | 94h | | | |
| 15h | CCPR1L | | 95h | | | |
| 16h | CCPR1H | | 96h | | | |
| 17h | CCP1CON | | 97h | | | |
| 18h | RCSTA | TXSTA | 98h | | | |
| 19h | TXREG | SPBRG | 99h | | | |
| 1Ah | RCREG | | 9Ah | | | |
| 1Bh | CCPR2L | | 9Bh | | | |
| 1Ch | CCPR2H | | 9Ch | | | |
| 1Dh | CCP2CON | | 9Dh | | | |
| 1Eh | ADRES ⁽³⁾ | | 9Eh | | | |
| 1Fh | ADCON0 ⁽³⁾ | ADCON1 ⁽³⁾ | 9Fh | | | |
| 20h | | | A0h | | | |
| | | | | | | |
| | General | General | | | | |
| | Purpose | Purpose | | | | |
| | Register | Register | | | | |
| | | | | | | |
| 754 | | | EEh | | | |
| 760 | Bank 0 | Bank 1 | ГГП | | | |
| | | | | | | |
| | minplemented udid | memory iocations, I | | | | |
| Note 1: | Not a physical re | gister. | | | | |
| 2: | These registers a | are not implemented | d on the | | | |
| 3. | These registers | , read as '0'. are not implemented | d on the | | | |
| 5. | PIC16C63A/65B | , read as '0'. | 2 011 010 | | | |
| | | | | | | |

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The Special Function Registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, C or DC bits in the STATUS register. For other instructions which do not affect status bits, see the "Instruction Set Summary."

- **Note 1:** These devices do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
 - 2: The C and DC bits operate as borrow and digit borrow bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

| -1: | 51A105 | REGISTER | (ADDRESS | 5 USN, 83N) | | | | |
|-----|---|---|---|---|---|--|---|-------------------------------------|
| | R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
| | IRP ⁽¹⁾ | RP1 ⁽¹⁾ | RP0 | TO | PD | Z | DC | C ⁽²⁾ |
| | bit 7 | | | | | | | bit (|
| 7 | IRP⁽¹⁾: Reg 1 = Bank 0 = Bank | gister Bank So 2, 3 (100h - 1 0, 1 (00h - FF | elect bit (use FFh) ˈh) | d for indirect | addressing |) | | |
| 6-5 | RP1⁽¹⁾:RP0: Register Bank Select bits (used for direct addressing) 11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes | | | | | | | |
| 1 | TO: Time-o 1 = After p 0 = A WD | out bit bower-up, CLI T time-out oc | RWDT instruct | tion, or SLEE | P instruction | า | | |
| 3 | PD: Power 1 = After p 0 = By exe | -down bit bower-up or b ecution of the | y the CLRWD SLEEP instr | | | | | |
| 2 | Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero | | | | | | | |
| 1 | DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result | | | | | | | |
|) | 1 = A carr0 = No ca | /borrow bit (A y-out from the rry-out from tl | DDWF , ADDLi e most signifi he most sign | W, SUBLW, ST cant bit of th ificant bit of t | JBWF Instru e result occ he result oc | ctions) urred curred | | |
| | Note 1: M 2: F a t | Maintain the IF For borrow an adding the two ions, this bit is | RP and RP1 d digit borrov o's compleme s loaded with | bits clear. w, the polarit ent of the sec either the h | y is reversed cond operar igh or low ol | d. A subtra id. For rota rder bit of t | ction is exec ite (RRF, RL he source re | cuted by F) instruc- egister. |
| | Legend: | | | | | | | |
| | R = Reada | ble bit | W = Wri | table bit | U = Unimp | lemented l | bit, read as | ʻ0' |
| | -n = Value | at POR | '1' = Bit | is set | '0' = Bit is | cleared | x = Bit is u | nknown |

REGISTER 4-1: STATUS REGISTER (ADDRESS 03h, 83h)

© 2000 Microchip Technology Inc.

14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 14-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|---------------|--|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1 |
| label | Label name |
| TOS | Top-of-Stack |
| PC | Program Counter |
| PCLATH | Program Counter High Latch |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer/Counter |
| TO | Time-out bit |
| PD | Power-down bit |
| dest | Destination either the W register or the specified register file location |
| [] | Options |
| () | Contents |
| \rightarrow | Assigned to |
| <> | Register bit field |
| ∈ | In the set of |
| italics | User defined term (font is courier) |

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 14-2 lists the instructions recognized by the MPASMTM assembler.

Figure 14-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS



© 2000 Microchip Technology Inc.

TABLE 14-2: PIC16CXX INSTRUCTION SET

| Mnemonic, | | Description | Cycles | | 14-Bit | Opcode | e | Status | Notes |
|------------|--------|------------------------------|--------|-----|--------|--------|------|----------|-------|
| Operands | | | | MSb | | | LSb | Affected | |
| BYTE-ORIE | NTED | FILE REGISTER OPERATIONS | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0000 | 0011 | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIENT | ED FIL | E REGISTER OPERATIONS | | • | | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| LITERAL A | ND CO | NTROL OPERATIONS | | | | | | 1 | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

14.1 Instruction Descriptions

| ADDLW | Add Literal and W | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] ADDLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | $(W) + k \to (W)$ | | |
| Status Affected: | C, DC, Z | | |
| Description: | The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register. | | |

| ANDWF | AND W with f | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [<i>label</i>] ANDWF f,d | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ | | | | |
| Operation: | (W) .AND. (f) \rightarrow (destination) | | | | |
| Status Affected: | Z | | | | |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | |

| ADDWF | Add W and f | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [<i>label</i>] ADDWF f,d | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$ | | | | |
| Operation: | (W) + (f) \rightarrow (destination) | | | | |
| Status Affected: | C, DC, Z | | | | |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | |

| BCF | Bit Clear f |
|------------------|---|
| Syntax: | [<i>label</i>] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| ANDLW | AND Literal with W | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] ANDLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | (W) .AND. (k) \rightarrow (W) | | |
| Status Affected: | Z | | |
| Description: | The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register. | | |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [<i>label</i>] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

© 2000 Microchip Technology Inc.

| BTFSS | Bit Test f, Skip if Set |
|------------------|--|
| Syntax: | [<i>label</i>] BTFSS f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead making this a 2Tcy instruction. |

| CLRF | Clear f |
|------------------|---|
| Syntax: | [<i>label</i>] CLRF f |
| Operands: | $0 \le f \le 127$ |
| Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are cleared and the Z bit is set. |

| BTFSC | Bit Test, Skip if Clear |
|------------------|---|
| Syntax: | [<i>label</i>] BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2 TCY instruction. |

| CLRW | Clear W |
|----------------------------------|---|
| Syntax: | [label] CLRW |
| Operands: | None |
| Operation: | $\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: Description: | Z W register is cleared. Zero bit (Z) is set. |

| CALL | Call Subroutine | CLRWDT | Clear Watchdog Timer |
|--------------------------|---|------------------|--|
| Syntax: | [<i>label</i>] CALL k | Syntax: | [<i>label</i>] CLRWDT |
| Operands: | $0 \le k \le 2047$ | Operands: | None |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11> | Operation: | $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \end{array}$ |
| Status Affected: | None | | $1 \rightarrow \overline{PD}$ |
| Description: Call Subrou | Call Subroutine. First, return address | Status Affected: | TO, PD |
| | (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. | Description: | CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. |

| COMF | Complement f |
|------------------|---|
| Syntax: | [<i>label</i>] COMF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | $(\overline{f}) \rightarrow (destination)$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are comple- mented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'. |

| бото | Unconditional Branch |
|------------------|---|
| Syntax: | [<i>label</i>] GOTO k |
| Operands: | $0 \le k \le 2047$ |
| Operation: | $k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11> |
| Status Affected: | None |
| Description: | GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. |

| DECF | Decrement f |
|------------------|---|
| Syntax: | [<i>label</i>] DECF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ |
| Operation: | (f) - 1 \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| INCF | Increment f |
|------------------|---|
| Syntax: | [<i>label</i>] INCF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) + 1 \rightarrow (destination) |
| Status Affected: | Z |
| Description: | The contents of register 'f' are incre- mented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. |

| DECFSZ | Decrement f, Skip if 0 |
|------------------|---|
| Syntax: | [label] DECFSZ f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - 1 \rightarrow (destination); skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are decre- mented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead making it a 2 TCY instruction. |

| INCFSZ | Increment f, Skip if 0 |
|------------------|--|
| Syntax: | [label] INCFSZ f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) + 1 \rightarrow (destination), skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are incre- mented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead making it a 2 TCY instruction. |

| IORLW | Inclusive OR Literal with W | |
|------------------|--|--|
| Syntax: | [<i>label</i>] IORLW k | |
| Operands: | $0 \le k \le 255$ | |
| Operation: | (W) .OR. $k \rightarrow$ (W) | |
| Status Affected: | Z | |
| Description: | The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register. | |

| MOVLW | Move Literal to W |
|------------------|--|
| Syntax: | [<i>label</i>] MOVLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | $k \rightarrow (W)$ |
| Status Affected: | None |
| Description: | The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's. |

| IORWF | Inclusive OR W with f |
|------------------|--|
| Syntax: | [label] IORWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (W) .OR. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Inclusive OR the W register with regis- ter 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. |

| MOVWF | Move W to f |
|------------------|--|
| Syntax: | [<i>label</i>] MOVWF f |
| Operands: | $0 \le f \le 127$ |
| Operation: | $(W) \rightarrow (f)$ |
| Status Affected: | None |
| Description: | Move data from W register to register 'f'. |

| MOVF | Move f |
|------------------|--|
| Syntax: | [<i>label</i>] MOVF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. |

| NOP | No Operation |
|------------------|---------------|
| Syntax: | [label] NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |
| | |

| RETFIE | Return from Interrupt | RLF | Rotate Left f through Carry |
|-------------------------|----------------------------|------------------|---|
| Syntax: | [<i>label</i>] RETFIE | Syntax: | [<i>label</i>] RLF f,d |
| Operands: Operation: | None $TOS \rightarrow PC$ | Operands: | $0 \le f \le 127$ d $\in [0,1]$ |
| | $1 \rightarrow \text{GIE}$ | Operation: | See description below |
| Status Affected: | None | Status Affected: | С |
| | | Description: | The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'. |

C Register f

| RETLW | Return with Literal in W | RRF | Rotate Right f through Carry |
|------------------|---|------------------|--|
| Syntax: | [<i>label</i>] RETLW k | Syntax: | [<i>label</i>] RRF f,d |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le f \le 127$ |
| Operation: | $k \rightarrow (W);$ | | d ∈ [0,1] |
| · | $TOS \rightarrow PC$ | Operation: | See description below |
| Status Affected: | None | Status Affected: | С |
| Description: | The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. | Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. |
| | | | C Register f |

| RETURN | Return from Subroutine | SLEEP | |
|--------------------------------|--|----------------------|---|
| Syntax: | [label] RETURN | Syntax: | [label] SLEEP |
| Operands: | None | Operands: | None |
| Operation: Status Affected: | Operation: $TOS \rightarrow PC$ tatus Affected:NoneDescription:Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction. | Operation: 00 0 · | $\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ \hline \end{array}$ |
| Description: | | Status Affected: | $1 \rightarrow IO, \\ 0 \rightarrow \overline{PD} \\ \overline{TO}, \overline{PD}$ |
| | | Description: | The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP |

© 2000 Microchip Technology Inc.

mode with the oscillator stopped. See Section 13.8 for more details.

| SUBLW | Subtract W from Literal |
|------------------|---|
| Syntax: | [<i>label</i>] SUBLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | $k \text{ - } (W) \to (W)$ |
| Status Affected: | C, DC, Z |
| Description: | The W register is subtracted (2's com- plement method) from the eight bit lit- eral 'k'. The result is placed in the W register. |

| XORLW | Exclusive OR Literal with W |
|------------------|--|
| Syntax: | [<i>label</i>] XORLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .XOR. $k \rightarrow (W)$ |
| Status Affected: | Z |
| Description: | The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register. |

| SUBWF | Subtract W from f |
|------------------|--|
| Syntax: | [<i>label</i>] SUBWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ |
| Operation: | (f) - (W) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| XORWF | Exclusive OR W with f |
|------------------|---|
| Syntax: | [<i>label</i>] XORWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ |
| Operation: | (W) .XOR. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |

| SWAPF | Swap Nibbles in f |
|------------------|---|
| Syntax: | [<i>label</i>] SWAPF f,d |
| Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$ |
| Status Affected: | None |
| Description: | The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'. |